| DC 欄位 |
值 |
語言 |
| DC.contributor | 電機工程學系 | zh_TW |
| DC.creator | 管大宇 | zh_TW |
| DC.creator | Ta-Yu Kuan | en_US |
| dc.date.accessioned | 2010-7-24T07:39:07Z | |
| dc.date.available | 2010-7-24T07:39:07Z | |
| dc.date.issued | 2010 | |
| dc.identifier.uri | http://ir.lib.ncu.edu.tw:88/thesis/view_etd.asp?URN=975201020 | |
| dc.contributor.department | 電機工程學系 | zh_TW |
| DC.description | 國立中央大學 | zh_TW |
| DC.description | National Central University | en_US |
| dc.description.abstract | 現今積體電路的發展使得電路設計日益複雜，製程技術上的進步，在提供晶片面積縮小的同時也讓製程成本往上提高。三維積體電路(3D IC)在空間上提供晶片往縱向維度發展的可能性，提升了晶片的單位密度，以至於我們可以用成本較低或是成熟度較高的製程來完成相同的設計。三維積體電路的晶片堆疊(die-stacking)技術也使得不同的設計可存在於同一塊晶片上，對於異質整合(heterogeneous integration)的應用提供了一個很好的平台。
對於三維積體電路來說，微凸塊(micro-bump)的位置決定了重新分配層(redistributed layer, RDL)繞線結果的好壞，我們的研究針對微凸塊提出了一個最佳的配置方法。對於任意兩組訊號的微凸塊必定存在一個最佳的相對位置使上重新分配層(upper RDL)與下重新分配層(lower RDL)都不會有繞線交越(wire crossing)的問題，我們提出使用次序關係(order relation)的配置演算法可以把這種微凸塊的次序關係找出來，並且組合所有訊號的微凸塊的次序關係，得到一個擁有全部微凸塊相對位置的最佳解。以此相對位置對微凸塊做配置的結果可以使訊號彼此的最短路徑交疊的情形降到最低，減少了上與下重新分配層繞線的迂迴線路(detour wire)的數量，最後可以產生一個在全域繞線(global routing)上能擁有最小整體線長(total wirelength)的微凸塊配置結果。
| zh_TW |
| dc.description.abstract | In modern very large scale integration (VLSI) circuit, the circuit design has become extremely complication. The advances on manufacturing definitely reduce the chip size but simultaneously arises the cost on fabrication. The three dimensional integrated circuit (3D IC) has the potentiality on extending the chip to vertical dimension. The 3D IC certainly arises the chip density per unit, thus we can use the lower cost or well matured fabrication to the same design. The die-stacking technology of 3D IC also makes it possible that different designs can exist on the same chip concurrently and supplies an ideal platform for the application of heterogeneous integration.
Regarding to 3D IC, the micro-bump location seriously affects the routing results on redistributed layer (RDL). In our research, we propose a best assignment method for micro-bump considering the RDL-routing results. Any two micro bumps certainly exists a set of relative location that avoids wire crossing problem in both upper and lower RDLs. Our assignment algorithm uses order relation to find out this kind of micro-bump orders, and it composes the micro-bump relative orders of all signals to generate a best solution which includes whole micro-bump relative locations. By using order relation, the crossing problem of straight paths will be minimized so that the detour wires in upper and lower RDLs will be decreased. Finally, our algorithm can obtain an assignment result which minimizes total wirelength in global routing.
| en_US |
| DC.subject | 實體設計 | zh_TW |
| DC.subject | 三維積體電路 | zh_TW |
| DC.subject | 電子設計自動化 | zh_TW |
| DC.subject | 微凸塊 | zh_TW |
| DC.subject | 重新分配層 | zh_TW |
| DC.subject | 次序關係 | zh_TW |
| DC.subject | 全域繞線 | zh_TW |
| DC.subject | three dimensional integrated circuit (3D IC) | en_US |
| DC.subject | order relation | en_US |
| DC.subject | electronic design automation (EDA) | en_US |
| DC.subject | physical design | en_US |
| DC.subject | global routing | en_US |
| DC.subject | micro bump | en_US |
| DC.subject | redistributed layer (RDL) | en_US |
| DC.title | 使用次序關係配置三維積體電路微凸塊 | zh_TW |
| dc.language.iso | zh-TW | zh-TW |
| DC.title | Micro-Bump Assignment Algorithm for 3D ICs Using Order Relation | en_US |
| DC.type | 博碩士論文 | zh_TW |
| DC.type | thesis | en_US |
| DC.publisher | National Central University | en_US |