| DC 欄位 |
值 |
語言 |
| DC.contributor | 電機工程學系 | zh_TW |
| DC.creator | 邱韻仁 | zh_TW |
| DC.creator | Yun-jen Chiu | en_US |
| dc.date.accessioned | 2014-12-24T07:39:07Z | |
| dc.date.available | 2014-12-24T07:39:07Z | |
| dc.date.issued | 2014 | |
| dc.identifier.uri | http://ir.lib.ncu.edu.tw:88/thesis/view_etd.asp?URN=975401014 | |
| dc.contributor.department | 電機工程學系 | zh_TW |
| DC.description | 國立中央大學 | zh_TW |
| DC.description | National Central University | en_US |
| dc.description.abstract | 本論文致力於設計一套只需使用三個電極的穩態視覺誘發電位(steady state visual evoked potentials, SSVEP)大腦人機介面(brain-computer interface, BCI)。不同於一般利用商業性產品架構出來的大腦人機介面，本論文提出一套利用場可程式邏輯閘陣列(field programmable gate array, FPGA)為基礎之全系統設計。此外本論文還將採用自適性閃爍頻率調整策略來提高不同使用者於操作系統時的效率，並結合脈衝責任周期的調整來提高穩態視覺誘發電位的強度，這個部分很少被其他論文所討論。雖然低頻的閃光訊號可以誘發出較明顯的穩態視覺誘發電位，但是低頻的閃光容易造成使用者的不適與疲憊，因此本系統採用中高頻率來設計閃爍光源。
此系統使用以發光二極體(light-emitting diode, LED)為閃爍光源的閃光面板來誘發使用者的穩態視覺誘發電位。另外還將設計一套穩態視覺誘發電位放大擷取電路與一套以場可程式邏輯閘陣列為基礎之訊號處理系統來處理所擷取到的腦電訊號(electroencephalography, EEG)。在系統架構上，採用三模式型態來實現完整的訊號處理流程；此三組模式分別為閃光頻率/責任週期選擇模式、校正模式或應用模式。其中的閃光頻率/責任週期選擇模式主要用於找出於24到36 Hz中適合使用者使用的兩個最佳頻率與配合此頻率的適當責任週期。當完成閃光頻率/責任週期選擇模式後，此系統會切換到校正模式與應用模式，讓使用者可以開始利用此閃光面板來操作周遭的電器。此外本系統使用相位編碼技術來擴展單頻/單命令為單頻/多命令。最後實驗結果顯示此論文提出的系統有良好的性能，在平均正確率上高達95%，且平均單一命令產生時間(command transfer interval, CTI)為4.4925秒。
| zh_TW |
| dc.description.abstract | This dissertation aims to design a steady state visual evoked potentials (SSVEP) based brain-computer interface (BCI) system with only three electrodes. Different from most BCI systems integrating commercial peripherals only to verify their feasibility, this dissertation provides a total solution design based on field programmable gate array (FPGA). First of all, this dissertation proposes a strategy to adjust the stimuli frequency for each user in order to evoke better SSVEP. To further enhance the SSVEP, duty-cycle design in stimuli is considered. However, it has been discussed less for SSVEP-based BCI systems. Though, the low frequency flickering induces more intensive SSVEP, it might make users feel uncomfortable and easily tired. Therefore, this study applies middle/high frequency flickering stimulus to solve this issue.
The system presents a light-emitting diode (LED) stimulation panel to effectively induce user’s SSVEP signal which is used as the input signal of the proposed system. Then, an SSVEP-amplifier/filter circuit and an FPGA-based SSVEP signal processor are respectively designed to acquire and process the subject’s electroencephalography (EEG). In the signal processing structure, this proposed system consists of three modes, flicker frequency/duty-cycle selection mode, calibration mode and application mode. The flicker frequency/duty-cycle selection mode obtains two best frequencies between 24 and 36 Hz with their related optimal duty-cycles. Then the system goes into the calibration and application modes to control the devices. Furthermore, the phase coding technology is used to extend the one command/one frequency to multi command/one frequency. Experimental results show the proposed system has good performance with average accuracy 95% and average command transfer interval (CTI) 4.4925 seconds per command.
| en_US |
| DC.subject | 穩態視覺誘發電位 | zh_TW |
| DC.subject | 大腦人機介面 | zh_TW |
| DC.subject | 場可程式邏輯閘陣列 | zh_TW |
| DC.subject | steady-state visual evoked potential (SSVEP) | en_US |
| DC.subject | brain computer interface (BCI) | en_US |
| DC.subject | field programmable gate array (FPGA) | en_US |
| DC.title | 具調適性頻率與責任週期之穩態視覺誘發電位大腦人機介面 ― FPGA為基礎之全系統設計 | zh_TW |
| dc.language.iso | zh-TW | zh-TW |
| DC.title | Total Design of an FPGA-Based Brain Computer Interface with Adaptive Frequency and Pulse Duty-cycle Stimuli Tuning Design | en_US |
| DC.type | 博碩士論文 | zh_TW |
| DC.type | thesis | en_US |
| DC.publisher | National Central University | en_US |