| DC 欄位 |
值 |
語言 |
| DC.contributor | 電機工程學系 | zh_TW |
| DC.creator | 梁家銘 | zh_TW |
| DC.creator | Jia-Ming Liang | en_US |
| dc.date.accessioned | 2011-8-1T07:39:07Z | |
| dc.date.available | 2011-8-1T07:39:07Z | |
| dc.date.issued | 2011 | |
| dc.identifier.uri | http://ir.lib.ncu.edu.tw:88/thesis/view_etd.asp?URN=985201096 | |
| dc.contributor.department | 電機工程學系 | zh_TW |
| DC.description | 國立中央大學 | zh_TW |
| DC.description | National Central University | en_US |
| dc.description.abstract | 本篇論文針對穩態視覺(Steady-State Visual Evoked Potentials, SSVEP)誘發電位之腦電訊號處理，設計一數位訊號處理硬體電路，實現具即時性的大腦人機介面系統(Brain Computer Interface, BCI)。可以有效改善目前相關研究必須建構於使用個人電腦搭配線上訊號處理軟體，以及資料擷取卡等的高成本實現方式。本研究以場可程式邏輯閘陣列(Field Programmable Gate Array, FPGA)為基礎來設計相關電路並實現穩態視覺誘發電位之硬體即時訊號處理，用以建立低成本與方便使用之BCI系統。另外，為了有效誘發SSVEP之腦電訊號，本篇論文設計發光二極體(Light-emitting diode, LED)閃爍燈號可依不同使用者之腦波反應特性，自我制定閃爍頻率以及燈號觸發責任週期，來有效誘發使用者的SSVEP，以增強訊號之訊雜比，而提高系統判斷率。最後經由實驗結果證明本系統能有效誘發出使用者之 SSVEP，達到即時SSVEP訊號辨識處理，並且能有高準確辨識率。
| zh_TW |
| dc.description.abstract | This thesis proposes a low-cost field-programmable gate-array (FPGA) based steady state visual evoked potential (SSVEP) brain-computer interface (BCI) system. Most existing BCI systems use bulky and expensive electroencephalography (EEG) measurement equipment, personal computer, and commercial real-time signal-processing software. Therefore, the objective of this thesis is to establish a low cost FPGA-based BCI system with real-time SSVEP signal processing circuit. Moreover, the flashing duty and frequency of LED flicker are choose by an automatically searching procedure for each user in order to evoke SSVEP signal effectively and improves the information transfer rate (ITR). Finally, experimented results show that the SSVEP can be evoked effectively and high identification accuracy is obtained.
| en_US |
| DC.subject | 穩態視覺誘發電位 | zh_TW |
| DC.subject | 大腦人機介面 | zh_TW |
| DC.subject | 閃光頻率 | zh_TW |
| DC.subject | 責任週期 | zh_TW |
| DC.subject | EEG | en_US |
| DC.subject | flicker frequency | en_US |
| DC.subject | duty ratio | en_US |
| DC.subject | phase encoding | en_US |
| DC.subject | BCI | en_US |
| DC.subject | SSVEP | en_US |
| DC.title | 穩態視覺誘發電位於大腦人機介面之刺激頻率及責任週期設計 | zh_TW |
| dc.language.iso | zh-TW | zh-TW |
| DC.title | Stimulation Frequency and Duty Ratio Design in SSVEP-Based BCI System | en_US |
| DC.type | 博碩士論文 | zh_TW |
| DC.type | thesis | en_US |
| DC.publisher | National Central University | en_US |