| 摘要(英) |
Due to the new semiconductor technologies such as multi-core processors are more popular, the interface to transmitting high data rate of core-to-core interconnect is important. On-chip interconnect module is the solution to overcome the high data rate demand in next generation. Here, we demonstrate an on-chip 10-Gbps optical interconnect module using three-dimensional silicon optical waveguides. This optical module include the vertical-cavity surface-emitting laser (VESEL), driver IC, amplifier IC, photodiode (PD), all integrated in the one silicon substrate. The system is optically complete and closed without any optical inputs or outputs, users do not have to worry about any optical issues, could only control the driver IC to operate the system.
In this thesis, we use the 45° micro-reflector to achieve three-dimensional optical path. Signal transmission path is showed below, controlling driver IC to generate electric signal for VESEL, VESEL convert signal from electrical to optical, and the laser beam emitting from the VCSEL array is coupled into the waveguide via a 45° micro-reflector, propagates along the waveguide, and then is coupled into the PD via another 45° micro-reflector, finally the signal converted from optical to electrical and arrived to the amplifier. Proposed on-chip 10-Gbps optical interconnect module is based on SOI wafer. The 45° slants and proposed waveguide are fabricated on the device layer of (100)-oriented SOI wafer using anisotropic wet etching. The VESEL, PD, driver IC, amplifier are assembled on the isolation layer and connect the PCB by wire bonding.
According to the optical simulated and experiment results, optical loss achieve 2.22 dB. Initial condition for high-frequency measurement : Driver IC supply 10 mA driver current to VCSEL, modulation current is 12.5 mA, output power is 1.82 mW. Amplifier supply -1.7 voltage to PD. Delivering a 2-31-1 PRBS signal at 10-Gbps at wavelength of 1310 nm. Finally we get a eye diagram for the data rate at 10-Gbps. The eye height is 218 mV, signal to noise Ratio (SNR) is 24, jitter is 30.22 ps, the eye is wide open with a BER < 10-12, indicating a good transmission capability. |
| 參考文獻 |
[1] J. A. Davis, R Venkatesan, A. Kaloyeros, M. Beylansky, S. J. Souri, K. Banerjee, K. C. Saraswat, A. Rahamn, R. Reif, and J. D. Meindl, “Interconnect Limits on Gigascal Intergration (GSI) in the 21st Century” Proc. IEEE Micro, vol. 89, pp. 305-324, (2001).
[2] David A. B. Miller and H. M. Ozaktas, “Limit to the Bit-Rate Capacity of Electrical Interconnects from the Aspect Ratio of the System Architecture” J. Parallel Distrib. Comput., vol. 41, p. 4252, 1997.
[3] K. C. Sarawat and F. Mohammadi, “Effect of Scaling of Interconnections on the Time Delay of VLSI Circuit” IEEE Trans. Electron Devices, vol. ED-29, no. 4,pp. 645-650 (1982).
[4] David M. Pozer “Microwave Engineering” John Wiley & Sons, Inc. 2005.
[5] David A. B. Miller “Physical Reasons for Optical Interconnection,” Int. J. Optoelectronics 11,155-168 (1997).
[6] David A. B. Miller “Device Requirement for Optical Interconnects to Silicon Chips” IEEE (2009).
[7] Yasuhiko Arakawa and Takahiro Nakamura “Silicon Photonics for Next Generation System Integration Platform” Communications Magazine, IEEE, vol. 51, p. 72-77, 2013.
[8] Shimizu, T. ; Okano, Makoto ; Hatori, N. ; Ishizaka, M. ; Yamamoto, Tsuyoshi ; Baba, T. ; Akagawa, T. ; Akiyama, S. ; Usuki, T. ; Okamoto, D. ; Miura, M. ; Noguchi, M. ; Fujikata, J. ; Shimura, D. ; Okayama, H. ; Tsuchizawa, T. ; Watanabe, Toshifumi ; Yamada, K. ; Itabashi, Seiichi ; Saito, E. ; Nakamura, T. ; Arakawa, Yasuhiko ‘First demonstration of high density optical interconnects integrated with lasers, optical modulators and photodetectors on a single silicon substrate” Optical Communication (ECOC), 2011
[9] B. Ciftcioglu, R. Berman, S. Wang, J. Hu, I. Savids, M. Jain, D. Moore, M. Huang, E. g. Friedman, G. Wicks and H. Wu, “3-D Integrated Heterogeneous Intra-Chip Free-Space Optical Interconnect” Optical Interconnects Conference, IEEE, p. 56-57, 2012.
[10] K. Preston, L Chen, S Manipartruni, and M. Lipson “Silicon photonic interconnect with micrometer-scale devices” Group IV Photonics, 2009. IEEE International Conference.
[11] V. R. Shrestha, H-S Lee, W-J Kim, and S-S Lee “High speed optical interconnect based on grating coupler assisted silicon nitride waveguides” OECC, 2012 17th, p. 643-644.
[12] J. V. Campenhout, P. R. A. Binetti, P. R. Romeo, P. Regreny, C. Seassal, X. J. M. Leijtens, T. de Vries, Y. S. Oei, R. P. J. van Veldhoven, R. Nötzel, L. Di Cioccio, J. M. Fedeli, M. K. Smit, D. Van Thourhout, and R. Baets, “Low-Footprint Optical Interconnect on an SOI Chip Through Heterogeneous Integration of InP-Based Microdisk Lasers and Microdetectors,” IEEE Photon. Technol. Lett. 21(8), 522-524 (2009).
[13] D. Vermeulen , S. Selvaraja , P. Verheyen , G. Lepage , W. Bogaerts , P. Absil , D. Van Thourhout and G. Roelkens, “High-Efficiency Fiber-to-Chip Grating Couplers realized using An Advanced CMOS-Compatible Silicon-On-Insulator Platform” 2010 Optical Society of America.
[14] B. E. Lemoff, M. E. Ali, G. Panotopoulos, G. M. Flower, B. Mahdavan, A. F. J.Levi, and D. W. Dolfi, “MAUI: Enabling fiber-to-processor with parallel multiwavelength optical interconnects,” IEEE J. Lightwave Technol., 22, 2043-2054 (2004).
[15] F. Wang, F. Liu, and A. Adibi, “45 degree polymer micromirror integration for board-level three-dimensional optical interconnects,” Opt. Express, 17, 10514-10521 (2009) |
[Endnote RIS 格式]
[相關文章]
[文章引用]
[完整記錄]
[館藏目錄]
至系統瀏覽論文 ( 永不開放)
plurk
funp
live
udn
HD
myshare
netvibes
friend
youpush
delicious
baidu
Google bookmarks
del.icio.us
hemidemi
facebook
twitter
google
reddit