面積與最大線長最佳化之類比積體電路 佈局產生器

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：11

、訪客IP：18.224.64.226

姓名

陳進曜(Chin-Yaw Chen) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

面積與最大線長最佳化之類比積體電路佈局產生器
(Area and Maximal Wire-length Optimization of Analog ICs Layout Generator)

相關論文

★ 三維積體電路的微凸塊分配與晶粒間繞線之研究	★ 考慮製造限制之繞線研究
★ 使用次序關係配置三維積體電路微凸塊	★ 考慮線長匹配的平行匯流排之逃脫繞線
★ 用於三維積體電路之溫度導向平面規劃的散熱型矽晶穿孔面積融合方法	★ 雙圖案微影技術下考慮原生衝突之電路軌道繞線
★ 考量障礙物間通道寬度限制及避免電子遷移效應的繞線樹建構之研究	★ 三維積體電路中同步降低熱點溫度與電源雜訊之研究
★ 使用延遲決策技術於類比電路之可繞度導向擺置方法	★ 提升聚焦離子束對訊號探測能力之細部繞線方法
★ 考慮障礙物閃避及電荷分享之鑽孔數量最小化跳線插入演算法	★ 模組化層級三維積體電路之矽晶穿孔規劃與線長最佳化
★ 降低不匹配效應之力導向電容擺置方法	★ 考慮繞線資源需求之標準元件擺置合法化
★ Simultaneous escape routing for mixed-pattern signals on staggered pin arrays	★ 含多重檢查機制之實體驗證自動化工具

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

由於類比電路元件的敏感性，製程技術快速地發展與元件尺寸大幅地縮小，使得考慮佈局之後的電氣效應以及面積變得非常重要。為了減少電氣效應對電路的影響，類比電路設計大多以人工方式產生佈局，雖然使用類比設計自動化搭配工程師的佈局經驗可以取代部分人工，但是眾多的佈局限制仍然是類比設計自動化發展的最大難題。
目前存在許多類比元件擺置的相關文獻，然而同時考慮到繞線的研究卻非常稀少。為了降低製程以及寄生效應對電路佈局產生的影響，一般常利用拓樸限制處理元件之間的不匹配，但繞線仍會對類比元件產生非預期的電氣效應。為了減少繞線對類比元件的影響，最佳的繞線路徑必須避開類比元件，且應避免過長的線長致使額外的電阻和延遲，因此，在擺置的過程中預留足夠的繞線空間並且限制導線的最大線長（maximal wire-length），以確保電路能達到預定的效能規格。
本論文提出一個在擺置階段同時考量繞線空間及限制每一條導線最長線長的類比自動化設計流程，可以完成元件擺置以及繞線結果。擺置過程中首先針對繞線路徑預留通道，接著提出二階段形狀曲線修剪技巧評估線段的最大線長以及面積的因素，產生符合效能規格並且保有較小面積的結果。最後搭配應用延遲決策技術（DDM）產生複數擺置結果，並且符合對稱、鄰近的擺置限制，提供工程師良好且彈性的選擇。

摘要(英)

Due to the sensitivity of analog components, and the size shrink of devices, post-layout electrical effects increasingly impact the circuit performance. In order to reduce the impact of electrical effects on circuits, the layout of analog circuits are mostly generated by manual. Although layouts of partial designs can be done by EDA tools with experience of engineers, to overcome the complex layout constraints and close to the regarded of engineers are the urgent issues.
Although there are many literatures on analog placement, the number of researches on analog placement considering routing is few. In the placement process, though we can use the topology constraints to reduce the mismatch, the unexpected electrical effects will be produced by the routing paths. In order to reduce the electrical effects produced by the routing paths, routing paths must avoid passing through the analog devices, and the maximal wire-length of routing must be shortened. Implying that to preserve enough routing spaces and limit wire-length in the placement stage are needed.
This work presents an analog placement and routing flow to handle the symmetry constraints, to preserve enough routing spaces, and to limit maximal wire-length between devices. Preserving the routing channels first, then using a two-stage curve pruning technology to trade-off between area and maximal wire-length. The flow is based on the deferred decision making (DDM) technique. Using DDM technique cannot only generate non-stochastic solutions, but also provide multiple and flexible solutions for engineers.

關鍵字(中)

★ 類比電路擺置
★ 面積與最大線長最佳化
★ 效能導向
★ 佈局產生器

關鍵字(英)

★ Analog Circuit Placement
★ Area and Maximal Wire-length Optimization
★ Performance Driven
★ Layout Generator

論文目次

摘要 i
Abstract ii
目錄 iv
圖目錄 vi
表目錄 ix
第一章、緒論 1
1-1 類比電路設計簡介 1
1-2 研究動機 3
1-3 問題定義 6
1-4 論文結構 7
第二章、背景知識 8
2-1 類比電路元件擺置 8
2-1-1 匹配 (matching) 8
2-1-2 對稱 (symmetry) 9
2-1-3 鄰近 (proximity) 10
2-2 導線對類比電路之影響 11
2-2-1 可繞性 (routability) 11
2-2-2 導線長度 11
2-3 廣義分割樹 12
2-4 延遲決策技術 15
第三章、相關文獻 16
第四章、演算法流程 21
4-1 樹狀架構建置 22
4-1-1 限制條件分析 22
4-1-2 配對方程式 (score function) 24
4-1-3 廣義分割樹建構流程 29
4-1-4 對稱廣義分割樹建置流程 30
4-2 形狀曲線操作流程 31
4-2-1 形狀曲線保存資訊 32
4-2-2 產生基礎曲線 34
4-2-3 二階段形狀曲線修剪流程 35
4-2-4 預留通道演算法 38
4-2-5 曲線合併及繞線資訊更新 40
4-3 複數結果挑選 42
4-4 元件定位方法 42
4-5 繞線流程 44
4-5-1 繞線範圍限制 44
4-5-2 迷宮繞線 46
第五章、實驗結果及分析 47
5-1 實驗環境 47
5-2 兩級式放大器實驗結果 49
5-3 電流鏡放大器實驗結果 52
第六章、結論與未來展望 55
參考文獻 56

參考文獻

[1] Chris Chu and Yiu-Chung Wong, “FLUTE: Fast lookup table based rectilinear Steiner minimal tree algorithm for VLSI design,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 1, pp. 70–83, Jan. 2008.
[2] Pang-Yen Chou, Hung-Chih Ou, and Yao-Wen Chang, “Heterogeneous B*-trees for Analog Placement with Symmetry and Regularity Considerations,” Proc. International Conference Computer-Aided Design, pp. 512–516, 2011.
[3] 蔡獻霆, “使用延遲決策技術於類比電路之可繞度導向方法 ,” 國立中央大學電機工程研究所碩士論文, July 2012.
[4] Michael Eick, Martin Strasser, Helmut E. Graeb, and Ulf Schlichtmann, “Automatic Generation of Hierarchical Placement Rules for Analog Integrated Circuits, ” Proc. International Symposium on Physical Design, pp. 14–17, 2010.
[5] Helmut Graeb, “ITRS 2011 Analog EDA Challenges and Approaches,” Proc. Design Automation & Test on Europe, pp. 1150–1155, 2012.
[6] 黃弘一, “Ch03-Analog Layout Consideration, ” 混合訊號積體電路佈局與分析課程講義, Jan.2001.
[7] Cheng-Wu Lin, Cheng-Chung Lu, Jai-Ming Lin, and Soon-Jyh Chang, “Routability-driven Placement Algorithm for Analog Integrated Circuits,” Proc. International Symposium on Physical Design, pp. 71–78, 2012.
[8] Po-Hung Lin and Shyh-Chang Lin, “Analog placement based on novel symmetry-island formulation,” Proc. Design Automation Conference, pp. 465–470, 2007.
[9] Po-Hung Lin and Shyh-Chang Lin, “Analog Placement Based on Hierarchical Module Clustering,” Proc. Design Automation Conference, pp. 50–55, 2008.
[10] Mark Po-Hung Lin, Hongbo Zhang, Martin D. F. Wong, and Yao-Wen Chang “Thermal-Driven Analog Placement Considering Device Matching,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , vol. 30, no. 3, pp. 325–336, Mar. 2011.
[11] Po-Hsun Wu, Lin, M.P.-H., Yang-Ru Chen, Bing-Shiun Chou, Tung-Chieh Chen, Tsung-Yi Ho, and Bin-Da Liu, “Performance-driven Analog Placement Considering Monotonic Current Paths,” Proc. International Conference Computer-Aided Design, pp. 613–619, 2012.
[12] Jiayi Liu, Sheqin Dong, Yuchun Ma, Di Long, and Xianlong Hong, “Thermal-driven Symmetry Constraint for Analog Layout with CBL Representation,” Proc. Asia South Paciﬁc Design Automation Conference, pp. 191–196, 2007.
[13] Yu-Ching Liao, Yen-Lung Chen, Xian-Ting Cai, Chien-Nan Jimmy Liu, Tai-Chen Chen, “LASER – Layout-Aware Analog Synthesis Environment on Laker, ” Proc. Great Lake Symposium on VLSI, pp. 107–112, 2013.
[14] Synopsys® Laker®, http://www.synopsys.com
[15] Rob A. Rutenbar, "Design Automation for Analog: The Next Generation of Tool Challenges," 1st IBM Academy Conference on Analog Design, Technology, Modeling and Tools, IBM T.J. Watson Research Labs, 2006.
[16] Hui-Fang Tsao, Pang-Yen Chou, Shih-Lun Huang, Yao-Wen Chang, Mark Po-Hung Lin, Duan-Ping Chen, and Dick Liu, “A Corner Stitching Compliant B*-tree Representation and Its Applications to Analog Placement,” Proc. International Conference Computer-Aided Design, pp. 507–511, 2011.
[17] Yi-Peng Weng, Hung-Ming Chen, Tung-Chieh Chen, Po-Cheng Pan, Chien-Hung Chen, and Wei-Zen Chen, “Fast Analog Layout Prototyping for Nanometer Design Migration,” Proc. International Conference Computer -Aided Design, pp. 517–522, 2011.
[18] Jackey Zijun Yan and Chris Chu, “DeFer: Deferred Decision Making Enabled Fixed-Outline Floorplanner, “ Proc. Design Automation Conference, pp. 161–166, 2008.

指導教授

陳泰蓁(Tai-Chen Chen)

審核日期

2013-8-14

推文