參考文獻 |
參考文獻
[1] K. B. Hardin, J. T. Fessler, and D. R. Bush, “Spread Spectrum Clock Generation for the Reduction of Radiated Emissions,” in Proc. IEEE Int. Symp. Electromagn. Compat., 1994, pp. 227–231.
[2] C.-H. Wong and T.-C. Lee, “A 6-GHz Self-Oscillating Spread-Spectrum Clock Generator,” IEEE Trans. Circuits Syst. I, Reg. Paper, vol. 60, no.5,pp. 1264–1273, May 2013.
[3] D sheng, C.-C. Chung, and C.-Y. Li, “A Low-Power and Portable Spread Spectrum Clock Generator for SoC Applications,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 6, pp. 1113–1117, Jun. 2011.
[4] F. Pareschi, G. Setti, and R. Rovatti, “A 3-GHz Serial ATA Spread-Spectrum Clock Generator Employing a Chaotic PAM Modulation,” IEEE Trans. Circuits Syst. I, Reg. Paper, vol. 57, no. 10, pp. 2577–2587, Oct. 2010.
[5] S.-T. Lin and S.-I. Liu, “A 1.5 GHz All-Digital Spread Spectrum Clock Generator,” IEEE J. Solid-State Circuit, vol. 44, no. 11, pp. 3111–3119, Nov. 2009.
[6] I-T. Lee, S.-H. Ku, and S.-I. Liu, “An All-Digital Spread-Spectrum Clock Generator With Self-Calibrated Bandwidth,” IEEE Trans. Circuits Syst. I, Reg. Paper, vol. 60, no. 10, pp. 2813–2822, Nov. 2013.
[7] K.-H. Cheng, C.-L. Hung, and C.-H. Chang, “A 0.77 ps RMS jitter 6-GHz Spread-Spectrum Clock Generator Using a Compensated Phase-Rotating Technique,” IEEE J. Solid-State Circuit, vol. 46, no. 5, pp. 1198–1213, May. 2011.
[8] K.-H. Cheng, et al., “A Spread-Spectrum Clock Generator Using Fractional-N PLL Controlled Delta-Sigma Modulator for Serial-ATA III,” in Proc. IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, Apr. 2008, pp. 1–4.
[9] D. D. Caro, et al., “A 1.27 GHz All-Digital Spread Spectrum Clock Generator/Synthesizer in 65 nm CMOS,” IEEE J. Solid-State Circuit, vol. 45, no. 5, pp. 1048–1060, Mar. 2010.
[10] S. Damphousse, et al., “All Digital Spread Spectrum Clock Generator for EMI Reduction,” IEEE J. Solid-State Circuit, vol. 42, no. 1, pp. 145–150, Jan. 2007.
[11] S. Hwang, et al., “A 3.5 GHz Spread-Spectrum Clock Generator With a Memoryless Newton-Raphson Modulation Profile,” IEEE J. Solid-State Circuit, vol. 47, no. 5, pp. 1199–1208, May 2012.
[12] C.-Y. Yang, C.-H. Chang, and W.-G. Wong, “A Δ-Σ PLL-Based Spread-Spectrum Clock Generator With a Ditherless fractional topology,” IEEE Trans. Circuits Syst. I, Reg. Paper, vol. 56, no. 1, pp. 51–59, Jan. 2009.
[13] S. Hwang, M. Song, et al., “A 0.076mm2 3.5GHz Spread Spectrum Clock Generator with Memoryless Newton-Raphson Modulation profile in 0.13µm CMOS,” in IEEE Int. Solid-state Circuit Conf. Dig. Tech. Papers, Feb. 2011, pp. 360–362.
[14] D. Sheng, C.-C Chung, and C.-Y. Lee, “An All Digital Spread Spectrum Clock Generator with Programmable Spread Ratio for SoC Applications,” in Proc. IEEE Asia Pacific Conf. Circuits Syst., Nov. 2008, pp.850–853.
[15] H.-Y. Huang, and F.-C. Tsai, ‘‘Analysis and Optimization of Ring Oscillator Using Sub-Feedback Scheme,’’ in Proc. IEEE Int. Symp. Design and Diagnostics of Electronic Circuits and Systems, Apr. 2009, pp. 28–29.
[16] V. Kratyuk, ‘‘Digital phase-locked loops for multi-GHz clock generation,” OSU Ph. D. Thesis, Dec. 2006.
[17] J. Borremans, K. Vengattaramane, and V. Giannini, “A 86MHz-to-12GHz Digital- Intensive Phase-Modulated Fractional-N PLL Using a 15pJ/shot 5ps TDC in 40nm digital CMOS,” in IEEE Int. Solid-State Circuit Conf. Dig. Tech. Papers, Feb. 2010, pp. 480–481.
[18] Colin W.-Wu, et al., “A 3.5GHz Wideband ADPLL with Fractional Spur Suppression Through TDC Dithering and Feedforward Compensation,” in IEEE Int. Solid-State Circuit Conf. Dig. Tech. Papers, Feb. 2010, pp. 468–469.
[19] D.-S. Kim, et al., “A 0.3–1.4 GHz All-Digital Fractional-N PLL With Adaptive Loop Gain Controller,” IEEE J. Solid-State Circuit, vol. 45, no. 11, pp. 2300–2311, Nov. 2010.
[20] E. Temporiti, et al., “A 3 GHz Fractional All-Digital PLL With a 1.8 MHz Bandwidth Implementing Spur Reduction Techniques,” IEEE J. Solid-State Circuit, vol. 44, no. 3, pp. 824–834, Mar. 2009.
[21] M. Zanuso, et al., “A Wideband 3.6 GHz Digital ΔΣ Fractional-N PLL With Phase Interpolation Divider and Digital Spur Cancellation,” IEEE J. Solid-State Circuit, vol. 46, no. 3, pp. 627–638, Mar. 2011.
[22] W. Liu, et al., “A PVT Tolerant 10 to 500 MHz All-Digital Phase-Locked Loop With Coupled TDC and DCO,” IEEE J. Solid-State Circuit, vol. 45, no. 2, pp. 314–321, Feb. 2010.
[23] K.-H. Choi, et al., “An Interpolating Digitally Controlled Oscillator for a Wide-Range All-Digital PLL,” IEEE Trans. Circuits Syst. I, Reg. Paper, vol. 56, no. 9, pp. 2055–2063, Sep. 2009.
[24] X. Chen, et al., “A Fast Locking All-Digital Phase-Locked Loop via Feed-Forward Compensation Technique,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 5, pp. 857–868, May 2011. |