編織演算法應用於自動化產生ADC實體電容陣列

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：24

、訪客IP：18.188.44.223

姓名

王俞鈞(Yu-jin Wang) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

編織演算法應用於自動化產生ADC實體電容陣列
(Weave placement for auto generation physical capacitor array layout on ADC)

相關論文

★ E2T-iSEE:應用於事件與情感狀態轉移排程器之編輯	★ “偶”:具情感之球型機器人
★ 陣列區塊電容產生器於製程設計套件之評量	★ 應用於數位家庭整合計畫影像傳輸子系統之設計考量與實現
★ LED 背光模組靜電放電路徑	★ 電阻串連式連續參考值產生器於製程設計套件之評量
★ 短篇故事分類與敘述	★ 延伸考慮製程參數相關性之類比電路階層式變異數分析器
★ 以電子電路觀點對田口式惠斯登電橋模擬實例的再分析	★ 應用於交換電容ΔΣ調變電路之電容排列良率自動化擺置平台
★ 陣列MiM電容的自動化佈局	★ 陣列MiM電容的平衡接點之通道繞線法
★ 氣象資訊達人	★ 嵌入式WHDVI多核心Forth微控制器之設計
★ 應用於電容陣列區塊之維持比值良率的通道繞線法	★ 使用於矽穿孔耦合分析之垂直十字鏈基板結構

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

至系統瀏覽論文 ( 永不開放)

摘要(中)

佈局的自動化設計在類比電路上可以大幅的降低設計時的高錯誤率、高複雜度的佈局操作所花費的時間與繁瑣的任務和昂貴的設計成本。由於敏感的寄生電容效應、元件的不匹配、製程變動與梯度效應都將導致佈局結果可能是一個不好的佈局，也造成了產品的不準確性與良率的降低。多數類比電路像是類比數位/數位類比轉換器或濾波器等等，其性能都依賴於準確的電容比值。對於要求準確的電容比值大都會使用多顆單位電容並聯取代單一顆大電容並考慮繞線引起的寄生效應，以減少一些不匹配的影響。

本論文題出自動化電容排列演算法產生類比/數位轉換器的電容元件，遵守共質心法四項準則，讓陣列中元件可以達到分散、對稱、質心重疊、最密陣列，在以直方圖式的方法來評估模擬INL/DNL，並且將演算法以及評量器整合成一個使用者工具，讓使用者可以直接在陣列上輸入原件就可以快速評估也能手動微調原件位子確保電容比例的準確度

摘要(英)

Automated layout design on analog circuits can significantly reduce the high error rate of the design, the time complexity of the layout of the high cost of operation and tedious task and expensive design costs.Due to the mismatch sensitive parasitic capacitance effects, components, process variation and gradient effect will lead to the layout result can be a bad layout, also caused inaccuracies and lower product yield.Most of analog circuits such as analog-digital / digital-to-analog converters or filters, etc., and its performance is dependent on accurate capacitance ratio.For most of the requirements of the exact capacitance ratio of the capacitor in parallel using multiple satellites units substituted single and considering a large parasitic capacitance caused by winding, in order to reduce some of the effects of the mismatch.

This paper propose automatic placement algorithm for analog/digital capacitor device,it follow rule of common-centroid, making the array dispersion, symmetry, coincident
and compactness, we use diagram method to test linearity and integrate algorithm with metric intoa user tool, user can quickly input placement in tool and simulate the result and also do detail change make sure the accurate of capacitor ratio.

關鍵字(中)

★ 編織演算法

關鍵字(英)

★ Weave algorithm

論文目次

摘要 i
Abstract ii
致謝 iii
目錄 iv
圖目錄 vi
表目錄 vii
Chapter 1. 緒論 .1
1.1動機與背景 .1
1.2論文組織 .2
Chapter 2. 電容陣列區塊佈局概念 .4
2.1電容 .4
2.2電容的不匹配 .7
2.3電容匹配的規則.8
3.1空間相關性.11
Chapter 3. 電容陣列的擺放.15
3.1共質心(Commom-Centroid).15
3.2變異數(Variance)與元件不匹配(Mismatch).17
3.3電容編織排列演算法(Weave).19
3.3.1 SAR ADC電容陣列.19
3.3.2演算法流程.20
Chapter 4 電容陣列INL/DNL數值測量工具(CAMT).22
4.1使用者輸入介面 .22
4.2 CAMT 功用與效能.22
4.3 CAMT使用流程.22
4.3.1 創建矩陣.22
4.3.2矩陣命名及大小設定.23
4.3.3輸入單位電容位子.23
4.3.4結果輸出.24
4.3.5讀取記錄.25
Chapter 5 實驗結果與分析.27
5.1六位元比較.28
Chapter6 結論.29
References.30

參考文獻

References
[1] P.-W. Luo, J.-E. Chen, C.L. Wey, L.-C. Cheng, J.-J. Chen, and W.-C. Wu, ”Impact
of capacitance correlation on yield enhancement of mixed-signal/Analog
integrated circuits,” IEEE Trans. on Computer-Aided Design of Integrated
Circuits and Systems, vol. 27, No. 11, pp. 2097-2101, November 2008.
[2]D. Sayed and M. Dessouky, “Automatic generation of common-centroid capacitor
arrays with arbitrary capacitor ratio,” in Proc. Des., Automation Test European
Conference, pp. 576–580, Mar. 2002.
[3]P.-W. Luo, J.-E. Chen, M.-Y. Huang, and C.L. Wey, “Design methodology for yield enhancement of switched-capacitor analog integrated circuits,” IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E94-A, No. 1, pp.352-361, Jan. 2011.
[4]Cheng-Wu Lin, Jai-Ming Lin, Yen-Chih Chiu, Chun-Po Huang, and Soon-Jyh Chang,” Mismatch-Aware Common-Centroid Placement for Arbitrary-Ratio Capacitor Arrays Considering Dummy Capacitors,”IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, VOL. 31, NO. 12, DECEMBER 2012
[5]Cheng-Wu Lin, Jai-Ming Lin, Yen-Chih Chiu, Chun-Po Huang, and Soon-Jyh Chang,”Common-Centroid Capacitor Placement Considering Systematic and Random Mismatches in Analog Integrated Circuits,” IEEE Design Automation Conference , pp.528-533, 5-9 June 2011
[6]J.-E. Chen, P.-W. Luo, and C.L. Wey, “Yield evaluation of analog placement with
arbitrary capacitor ratio,”Proc. of International Symp. on Quality Electronic
Design, pp. 179-184, 2009.

[8]J.-E. Chen, P.-W. Luo, and C.L. Wey, “Placement optimization for yield Improvement of switched-capacitor analog integrated circuits,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol.29, No.2, pp.313318, Feb. 2010.
[15]C.-W. Lin, J.-M. Lin, Y.-C. Chiu, C.-P. Huang, and S.-J. Chang,“Common-centroid capacitor placement considering systematic and randommismatches in analog integrated circuits,” in Proc. ACM/IEEE Des.Autom. Conf., Jun. 2011, pp. 528–533.
D. Khalil, M. Dessouky, V. Bourguet, M. M. Louerat, A. Catheline, and H. Ragai, “Evaluation of capacitor ratios in automated accurate common centroid capacitor arrays,” in Proc. 6th Int. Symp. Quality Electronics Design, pp. 143–147, Mar. 2005.
Q. Ma, E. F. Y. Young, and K. P. Pun, “Analog placement with common centroid constraints,” Proc.International Conference on Computer-Aided Design, pp. 579-585, 2007.
J. Xiong, V. Zolotov, and H. Lei, “Robust extraction of spatial correlation,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 4, pp. 619–631, Apr. 2007.
D. Johns, and K. Martin, Analog Integrated Circuit Design, J. Wiley & Sons, 1997.
S. Haenzsche, S. Henker and R. Schuffny, “Modeling of capacitor mismatch and non-linearity effects in charge redistribution SAR ADCs,” Proc. Int. Conf. Mixed Design of Integrated Circuits Systems (MIXDEX), pp. 300-305, 2012.

指導教授

陳竹一(Jwu-E Chen)

審核日期

2016-5-6

推文