參考文獻 |
[1] A. Lidow, T. Herman, H. W. Collins, “POWER MOSFET TECHNOLOGY,” IEEE Electron Devices Meeting, pp.79-83, 1979.
[2] B. J. Baliga, “POWER SEMICONDUCTOR DEVICES,” PWS PUBLISHING COMPANY, 1996.
[3] B. J. Baliga, “EVOLUTION AND STATUS OF SMART POWER TECHNOLOGY”, IEEE Applied Power Electronics Conference and Exposition,pp.18-21, 1993.
[4] B. J. Baliga, “Trends in Power Semiconductor Devices”, IEEE TRANS. ELECTRON DEVICES, VOL. 43, 1998.
[5] Mitsubishi Electric online magazine “Introduce Mitsubishi Electric Power Device Technologies and Products Trends ,” Technology now, VOL.1
[6] B. J. Baliga, “Fundamentals of Power Semiconductor Device,” pringer Science Business Media, LLC, 2008.
[7] Pribyl Wolfgang, “Integrated Smart Power Circuits Technology, Design and Application” Solid-State Circuits Conference,p19-26, 1996.
[8] T. Yue, M. Kumar, C. Jun, and J. K. O. Sin, “A SOI LDMOS technology compatible with CMOS, BJT, and passive components for fully-integrated RF power amplifiers,” IEEE Trans. on Elec. Dev., vol.48, pp. 2428-2433, 2001.
[9] Jean-Pierre Raskin, “Substrate Crosstalk Reduction Using SOI Technology,” IEEE Trans. on Elec , vol44, pp.2252-2261, 2002.
[10] Satoshi Matsumoto, “A Novel High-Frequency Quasi-SO1 Power MOSFET for Multi-Gigahertz Applications,” IEDM Electron Device Meeting , page945-948, 1998.
[11] Wenjun Li et al., “A Novel LDMOSFET on Patterned-SOI for RF Wireless Applications,” APMC , vol3, 2005.
[12] J.Luo et al. , “A high performance RF LDMOSFET in thin film SOI technology with step drift profile,” Solid-State Electronics , vol47, Pages 1937–1941, 2003.
[13] Changhong Ren et al., “The Partial Silicon-on-Insulator Technology for RF Power LDMOSFET Devices and On-Chip Microinductors,” IEEE TRANSACTIONS ON ELECTRON DEVICES, vol. 49, NO. 12, 2002.
[14] T. Kobayash et al., “High-Voltage Power MOSFETs Reached Almost to the Silicon Limit,” ISPSD, p.435-438, 2001.
[15] V. Barkhordarian Power MOSFET Basics, [online] Available:http://www.irfc.com.
[16] X.B. Chen et al., “Theory of a novel voltage-sustaining layer for power devices,” Microelectronics Journal, vol29, p.1005-1011, 1998.
[17] Tatsuhiko Fujihira, “Theory of Semiconductor Super junction Device,” J. Appl.Phys. , vol36 6254, 1997.
[18] P. N. Kondekar et al., “Analysis of Breakdown Voltage and On Resistance of Super-junction Power MOSFET CoolMOSTM Using Theory of Novel Voltage Sustaining Layer,” IEEE 33rd Power Electronics Specialists Conference, p1769-1775, 2002.
[19] G.Deboy et al. , “A new generation of high voltage MOSFETs breaks the limit line of silicon,” IEDM Electron Device meeting, p683-685, 1998.
[20] A.W Ludikhuize et al, “A review of RESURF technology,” ISPSD, Toulouse. France p11-18, 2000.
[21] A.W Ludikhuize et al, “A review of RESURF technology,” ISPSD, Toulouse. France p11-18, 2000.
[22] Ettore Napoli et al., “The Effect of Charge Imbalance on Superjunction Power Devices: An Exact Analytical Solution,” IEEE ELECTRON DEVICE LETTERS, vol.29, NO.3, 2008.
[23] L. Lorenz et al.,“Second Generation CoolMOS Improves on Previous Generation’s Characteristics,” Power Electronics Technology, vol. 36 Issue 11, p9, 2010.
[24] Jun Sakakibara et al., “600V-class Super Junction MOSFET with High Aspect Ratio P/N Columns Structure,” Proceedings of the 20th International Symposium on Power Semiconductor Devices & IC′s, 2008.
[25] Wataru Saito et al., “Semisuperjunction MOSFETs: New Design Concept for Lower On-Resistance and Softer Reverse-Recovery Body Diode,” IEEE TRANSACTIONS ON ELECTRON DEVICES, vol.50, 2003.
[26] Syotaro Ono et al., “Design concept of n-buffer layer (n-Bottom Assist Layer) for 600V-class Semi-Super Junction MOSFET, ” Proceedings of the 19th International Symposium on Power Semiconductor Devices & ICs, p25-28, 2007.
[27] Haimeng Huang et al., “Optimization of Specific ON-Resistance of Semisuperjunction Trench MOSFETs with Charge Balance,” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 60, NO. 3, p1195-1201, 2013.
[28] A. Sugi et al., “Super Junction MOSFETs above 600V with Parallel Gate Structure Fabricated by Deep Trench Etching and Epitaxial Growth,” 20th International Symposium on Power Semiconductor Devices and IC′s ,p165 – 168, 2008.
[29] T. Minato et al., “Which is cooler, Trench or Muiti-Epitaxy ?, ” ISPSD ,p73-79, 2000.
[30] Y.Onishi et al., “24mΩ-cm2 680V Silicon Superjunction MOSFET, ” 14th International Symposium on Power Semiconductor Devices and IC’s, p241-244, 2002.
[31] Syotaro Ono et al., “The optimal profile design for SJ-MOSFET fabricated by double-ion-implantation and multi-epitaxial method,” Proceedings of the 20th International Symposium on Power Semiconductor Devices & IC′s, pp161-164, 2008.
[32] Wataru Saito et al., “A 15.5mΩcm2-680V Superjunction MOSFET Reduced On-Resistance by Lateral Pitch Narrowing,” Power Semiconductor Devices and IC′s, p1-4, 2006.
[33] T. Tamaki et al., “Vertical Charge Imbalance Effect on 600 V-class Trench-Filling Superjunction Power MOSFETs,” Proceedings of the 23rd International Symposium on Power Semiconductor Devices & IC′s, p308-311, 2011.
[34] Shoichi Yamauchi et al., “Electrical Properties of Super Junction p-n Diodes Fabricated by Trench Filling,” ISPSD, p207-210, 2003
[35] H. Mahfoz-Kotb et al., “Feasibility study of a junction termination using deep trench isolation technique for the realization of DT-SJMOSFETs,” Proceedings of the 20th International Symposium on Power Semiconductor Devices & IC′s, p303-306, 2008.
[36] Run-yan Miao et al.,“ Deep oxide trench termination structure for super-junction MOSFET,” Electronics letters ,vol. 48, pp. 1018-1019, 2012.
[37] Qinsong Qian et al., “ A Novel Charge-Imbalance Termination for Trench Superjunction VDMOS,” IEEE ELECTRON DEVICE LETTERS, VOL 31, p1434-1436, 2010.
[38] Joseph.A et al., “Superjunction structures for power devices and methods of manufacture,” Umted States Patent (10) Patent N0.: US 8,673,700 B2, 2014.
[39] Jae-Jill Lee et al., “Superjunction semiconductor device,” United States Patent (10) Patent N0.: US 7,301,203 B2, 2007.
[40] M.S Adler et al., “Theory and Breakdown Voltage for Planar Devices with a Single Field Limiting Ring,” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL.24, p107-113, 1977.
[41] C.B Goud and K.N Bhat, “Two-Dimensional Analysis and Design Considerations of High-Voltage Planar Junctions Equipped with Field Plate and Guard Ring,” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL 38, p1497-1504, 1991.
[42] Norbert Reinelt et al., “Increasing the Breakdown Capability of Superjunction Power MOSFETs at the Edge of the Active Region,” Proc. 13th Eur. Conf. Power Electron. Appl., pp.1-10, 2009.
|