| 摘要(英) |
Recent years, long-term care or digital personal healthcare secretary is necessary. By improving the multi-purpose of biomedical instruments, reliability and reducing power consumption, equipment size and cost are conducive to today′s society. Therefore, this thesis will present a biomedical circuit design and describe how to achieve simplification, miniaturization, low power consumption, multi-purpose and high reliability. Finally hope this research will make everyone be better.
This thesis consists of two parts, the first part introduces our research about biomedical analog front-end low-noise amplifier (LNA), which has operational bandwidth of 5 KHz, covering the EEG, ECG and other bio-signals. The CCIA architecture is used to block DC offset from electrode, taking the high impedance of Pseudo-Resistor to achieve miniaturization and extremely low frequency pole. Moreover, the current-reusing technique is used to maintain low power consumption and keep flicker noise and thermal noise to lower level. Behind the main block LNA, a programmable gain amplifier (PGA) is used. Hence not just only one bio-signal can be measured, but a variety of bio-signals measured can be applied.
In the second part, the successive approximation analog-to-digital converter (SAR ADC) is introduced which can meet the low-power consumption requirement. The function of SAR ADCs is converting the LNA analog signal to digital signal. The main idea of SAR ADCs is Monotonic Capacitor Switching Procedure which can effectively reduce energy loss to 19% of conventional architecture. On the other hand, by using monotonic switching procedure which can directly compare MSB, the overall capacitance array occupies only half of the conventional architecture, which can greatly reduce the chip area. The bootstrapped-switch is used to make input signal and sampling switch independent. The Ron of sampling switch will be fixed and make the S/H achieving high linearity. The main part of SAR ADCs is comparator. In this research the dynamic comparator is better for our research. Because the dynamic comparator only works in the conversion phase, by doing so the static power consumption can be saved. Our design achieves a 10-bit SAR ADC, the primary consideration of SAR ADCs design is low power requirement.
These circuits are designed in TSMC 0.18 μm CMOS 1P6M process. The first circuit is LNA, when input signal frequency is 250 Hz and 1 kHz, 500 μV input amplitude, the mid-band gain of analog front-end low-noise amplifier can be programmed from 35.917 dB to 53.979 dB. The post layout simulation shows that the input-referred noise is 1.811 μV rms, the Noise efficiency factor (NEF) is 1.39, the chip area (including ESD PAD) is 1.322 mm2, the overall chip consumes 2.19 μW. The second circuit is the SAR. When input signal frequency is 250 Hz and input amplitude 250mV, ENOB is 9.638 bits, SNDR is 60.1969 dB, the overall merit FOM is 0.55 pJ per conversion-step, the chip area (including ESD PAD) is 1.33 mm2, the overall chip consumes 2.602 μW. |
| 參考文獻 |
J. G. Webster, “Medical instrumentation application and design,” Canada: John Wiley & Sons, Inc., 1998.
M. F. Bear, B. W. Connors, and M. A. Paradiso, “Neuroscience: exploring the brain,” Baltimore: Lippincott Williams & Williams Inc., 1996.
B. Razavi, “Design of analog CMOS integrated circuits,” New York: McGraw-Hill, 2001.
Hamidreza Rezaee-Dehsorkh, “Analysis and Design of Tunable Amplifiers for Implantable Neural Recording Applications,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 1, no. 4, pp. 546–556 Dec. 2011.
Pedram Mohseni, “A low power fully integrated band-pass operational amplifier for biomedical neural recording applications,” 24th Annual Conference and Annual Fall Meeting of the Biomedical Engineering Society EMBS/BEMS Conference, vol. 3, pp. 2111–2112, 23-26 Oct. 2002.
R. R. Harrison and C. Charles, “A low-power low-noise CMOS amplifier for neural recording applications,” IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 958–65, Jun. 2003.
http://www.ece.utah.edu/~harrison/ece5720/Subthreshold.pdf
Zhang F., Holleman J., and Otis BP, “Design of Ultra-Low Power Biopotential Amplifiers for Biosignal Acquisition Applications,” IEEE Trans. On Biomedical Circuits and Systems, vol. 6, no. 4, pp. 344–355, Jan. 2012.
S. Kim, R. Normann, R. Harrison, “Preliminarystudy of the thermal impact of a microelectrode array implanted in thebrain,” IEEE Engineering in Medicine Biology Conf., Aug. 30–Sep. 3, pp. 2986–2989, 2006.
Allen, “CMOS Analog Circuit Design” 3nd, 2011.
V. Majidzadeh, A. Schmid, and Y. Leblebici, “Energy efficient low-noise neural recording amplifier with enhanced noise efficiency factor,” IEEE Trans. Biomed. Circuits Syst., vol. 5, no. 3, pp. 262–271, Jun. 2011.
B. Gosselin, M. Sawan, C. A. Chapman, “A low-power integrated bioamplifier with active low-frequency suppression,” IEEE Trans. Biomed., vol. 1, no. 3, pp. 184–192, Jun. 2007.
http://cds.linear.com/docs/en/datasheet/3020fc.pdf
D. A. Johns and K. Martin, Analog CMOS integrated Circuit Design, John Wiley & Sons, Inc., 1997.
K. A. Ng, Yong Ping Xu, “A Compact, Low Input Capacitance Neural Recording Amplifier,” IEEE Transaction on Biomedical Circuits and Systems, vol. 7, no. 5, pp. 610-620, Oct. 2013.
C. C. Liu, S. J. Chang, G. Y. Huang, and Y. Z. Lin, “A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure,” IEEE Journal of Solid-State Circuits, vol. 45, pp. 731-740, 2010.
K.-L. Lin, A. Kemma, and B. J. Hosticka, Modular low-power, high-speed CMOS Analog-to-digital converter for embedded systems, Kluwer Academic Publishers, 2003.
K. Cornelissens and M. Steyaert, “A novel bootstrapped switch design, applied in a 400MHz clocked ∆∑ ADC,” in Proc. IEEE Int. Electronics, Circuits and Systems, Conf., pp. 1156-1159, Dec. 2006.
J. L. Bohorquez, M. Yip, A. P. Chandrakasan and J. L. Dawson, “A Biomedical Sensor Interface With a sinc Filter and Interference Cancellation,” IEEE Journal of Solid-State Circuits, vol. 46, no. 4, pp. 746-756, April, 2011.
Shan Jiang, Manh Anh Do, Kiat Seng Yeo, and Wei Meng Lim, “An 8-bit 200-MSample/s Pipelined ADC With Mixed-Mode Front-End S/H Circuit,” IEEE Trans. On Circuits and Systems I: Regular Papers, vol. 55, no. 6, pp. 1430-1440, Feb. 2008.
Yongsheng Wang, Jingyao Sun, Mingyan Yu, and Fengchang Lai, “Low power 12bit 50KS/s R-C SAR ADC Implemented based on Mismatch Analysis,” Academic International Symposium on Optoelectronics and Microelectronics Technology (AISOMT), pp. 340-343, 12-16 Oct. 2011.
M. S. Piedade, “ Another method for RC active simulation of doubly–terminated LC ladder filters,” Electronics Letters, vol. 15, no. 18, pp. 571–572, August 1979.
P. Mohseni and K. Najafi, “A fully integrated neural recording amplifier with DC input stabilization,” IEEE Trans. Biomed. Eng., vol. 51, no. 5, pp. 832–837, May 2004. |
[Endnote RIS 格式]
[相關文章]
[文章引用]
[完整記錄]
[館藏目錄]
[檢視]
plurk
funp
live
udn
HD
myshare
netvibes
friend
youpush
delicious
baidu
Google bookmarks
del.icio.us
hemidemi
facebook
twitter
google
reddit