參考文獻 |
[1] E. L. Ginzton, W. R. Hewlett, J. H. Jasberg, and J. D. Noe, “Distributed amplification,” in Proc. I.R.E., vol. 36, Aug. 1948, pp. 956–969.
[2] 陳汜華,雙閘極元件模型與微波及毫米波分佈式寬頻放大器之研製,第四章,國立中央大學圖書館,民國101年。
[3] P. V. Testa, R. Paulo, C. Carta, and F. Ellinger, “250 GHz SiGe-BiCMOS Cascaded Single-Stage Distributed Amplifier,” in IEEE Compound Semiconductor Integrated Circuit Symp. (CSICS), Dig., pp. 1-4, Oct. 2015.
[4] J. Aguirre, and C. Plett “A 0.1 - 50 GHz SiGe HBT Distributed Amplifier Employing Constant-k m-Derived Sections,” in IEEE MTT-S Int. Micro Symp. Dig., pp. 923-925, June 2003.
[5] P. Chen, J. C. Kao, P.-C. Haung, and H. Wang, “A Novel Distributed Amplifier with High Gain, Low Noise and High Output Power in O.18-μm CMOS Technology,” in IEEE MTT-S Int. Micro Symp. Dig., pp. 1-4. June 2011.
[6] S.-H. Chen, S.-H. Weng, Y.-C. Liu, H.-Y. Chang, J.-H. Tsai, M.-H. Li, and S.-Y. Huang, “A Monolithic DC-70-GHz Broadband Distributed Amplifier Using 90-nm CMOS Process,” presented at the Microw Int. conf., Nuremberg, Germany, pp. 540-543, Oct. 2013.
[7] S. Thijs, D. Linten, C. Pavageau, M. Scholz, and G. Groeseneken, “Center Balanced Distributed ESD Protection for 1-110 GHz Distributed Amplifier in 45 nm CMOS Technology,” in EOS/ESD Symp., Anaheim, CA, pp. 1-6, Sept. 2009.
[8] H.-Y. Chang, Y.-C. Liu, S.-H. Weng, C.-H. Lin, Y.-L. Yeh, and Y.-C. Wang, “Design and analysis of a DC–43.5-GHz fully integrated distributed amplifier using GaAs HEMT-HBT cascode gain stage,” in IEEE Trans. Microw. Theory Techn., vol. 59, no. 2, pp. 443–455, Feb. 2011
[9] H. Shigematsu, N. Yoshida, M. Sato, T. Hirose, and Y. Watanabe, “45-GHz distributed amplifier with a linear 6-Vp-p output for a 40-Gb/s LiNbO modulator driver circuit,” in IEEE Int. GaAs Symp. Dig., vol. 1, pp. 137-140, June 2001.
[10] K.-L Deng, T.-W. Huang, and H. Wang, “Design and analysis of novel high-gain and broad-band GaAs pHEMT MMIC distributed amplifiers with traveling-wave gain stages,” in IEEE Trans. Microw. Theory Techn., vol. 51, pp. 2188–2196, Nov. 2003.
[11] K.-Y. Lin, I.-S. Chen, and H.-K. Chiou, “A 26 - 65 GHz GaAs pHEMT Cascaded Single Stage Distributed Amplifier with High Gain/Area Efficiency,” in Asia-Pacific Microw. Conf., Yokohama, Dec. 2006.
[12] G. Wolf, S. Demichel, R. Leblanc, F. Blache, R. Lefèvre, G. Dambrine1, and H. Happy, “A metamorphic GaAs HEMT Distributed Amplifier with 50 GHz Bandwidth and low Noise for 40 Gbits/s optical receivers,” in IEEE MTT-S Int. Microw. Symp. Dig., pp. 2231–2233, 2005.
[13] A. Martin, T. Reveyrand, M. Campovecchio, R. Aubry, S. Piotrowicz, D. Floriot, and R. Quere, “Design of GaN-based balanced cascode cells for wide-band distributed power amplifier,” presented at the Microw Int. conf., Nuremberg, Germany, pp. 540-543, Oct. 2013.
[14] D. W. Kim, “An Output Matching Technique for a GaN Distributed Power Amplifier MMIC Using Tapered Drain Shunt Capacitors,” in IEEE Microw. Compon. Lett., vol. 25, pp. 603-605, Sept. 2015.
[15] K. W. Kobayashi, D. Denninghoff, and D. Miller, “A Novel 100 MHz-45 GHz GaN HEMT Low Noise Non-Gate-Terminated Distributed Amplifier based on a 6-inch 0.15 μm GaN-SiC mm-Wave Process Technology,” IEEE Compound Semiconductor Integrated Circuit Symp. (CSICS), Dig., pp. 1-4, Oct. 2015.
[16] S. Masuda, et al., “An over 1 10-GHz InP HEMT flipchip distributed baseband amplifier with inverted microstrip line structure for optical transmission systems,”, J. Solid-State Circuits, vol. 38, no. 9, pp. 1479- 1484, Sept. 2003.
[17] C. Meliani, G. Rondeou, G. Post, J Decoberr. Iy. Mouronnar. E. Durisseuil. and R. Lefevre. "A high gain-bandwidth product InP HEMT dirtributed amplifier with 92 GHz cut-off frequency for 40 Gbit/s applications and beyond,". Gallium Arsenide Inregrated Circuir lGaAs IC) Symposium, 2002. Monterey, CA. 241h Annsol Technical Digesl , pp. 103- 106
[18] M. A. Reza, C. K. Nishimoto, M. Riaziat, M. Glenn, S. Silverman, S. L. Weng, Y. C. Pao, and G. A. Zdasiuk, “5-100 GHz InP Coplanar Waveguide MMIC Distributed Amplifier,” in IEEE Trans. Microw. Theory Techn., vol. 38, pp. 1986-1993, Dec. 1990.
[19] B. Y. Banyamin, and M. Berwick, “Analysis of the performance of four-cascaded single-stage distributed amplifiers,” IEEE Trans. Microw. Theory Tech., vol. 48, no. 12, pp.2657–2663, Dec. 2000.
[20] Y. Suzuki, Z. Yamazaki, and H. Hida, “An 80-Gb/s 2.7-Vpp driver IC based on functional distributed circuits for optical transmission systems,” in RFIC Symp. Dig. Papers, 2005, pp. 325–328.
[21] D. M. Pozar, “Microwave Engineering,” Chapter 8, 3rd Ed. New York: Wiley, 2005.
[22] B. Razavi, Principles of Data Conversion System Design, IEEE Press, 1995.
[23] R. Bayruns, N. Scheinberg, and R. Goyal, “An 8-11s monolithic GaAs sample and hold amplifier,” in ISSCC Dig. Tech. Papers, 1987, pp. 42-43.
[24] Y. Borokhovych, H. Gustat, B. Tillack, B. Heinemann, Y. Lu, W. Kuo, X. Li, R. Krithivasan, and J.D Cressler, "A low-power, 10GS/s trackand-hold amplifier in SiGe BiCMOS technology," to appear in 31st Euro. Solid-State Circuits Conf., Sept. 2005.
[25] P. Zammit, I. Grech, J. Micallef, and E. Gatt, “A 10 Gsamples/s SiGe Track-and-Hold Amplifier with 8-bit Resolution,” in Proc. IEEE-ICECS, Morocco, 2007, pp. 190–193.
[26] S. Shahramian, S. P. Voinigescu, and A. C. Carusone, “A 35-GS/s, 4-Bit flash ADC with active data and clock distribution trees,” IEEE J. Solid-State Circuits, vol.44, pp.1709-1720, June 2009.
[27] X. Li, W.-M. L. Kuo, and J. D. Creeler, “A 40 GS/s SiGe track-and-hold amplifier,” IEEE Bipolar/BiCMOS Circuits and Technology Meeting, Oct. 2008, pp. 1-4.
[28] X. Li, W. L. Kuo, Y. Lu, R. Krithivasan, J. D. Cressler, and A. J. Joseph, “A 5-bit, 18 GS/sec SiGe HBT track-and-hold amplifier,"in IEEE Compound Semiconductor Integrated Circuit Symposium, Nov. 2005, pp. 105-108.
[29] D. Cascella, G. Avitabile, F. Cannone, and G. Coviello, “A 2-GS/s 0.35µm SiGe track-and-hold amplifier with 7-GHz analog bandwidth using a novel input buffer,” in 18th IEEE Int. Conf. on Electron Circuits Syst. (ICECS), pp. 113-116, Dec. 2011.
[30] F. Vessal, and C. Salama, "A bipolar 2-GSample/s track-and-hold amplifier (THA) in 0.35 µm SiGe technology," in IEEE Proc. ISCAS, vol. 5, pp. 573-576, May 2002.
[31] S. Shahramian, A. C. Carusone, and S. P. Voinigescu, “A 40-GSamples/Sec Track & Hold Amplifier in 0.18μm SiGe BiCMOS Technology” in IEEE Compound Semiconductor Integrated Circuit Symp. (CSICS), Dig., Oct. 2005.
[32] S. Shahramian, and A. C. Carusone, “Design Methodology for a 40-GSamples/s Track and Hold Amplifier in 0.18-μm SiGe BiCMOS Technology,” in IEEE J. Solid-State Curicuit (CICC), pp. 493-496, Oct. 2006.
[33] D. Lal, M. Abbasi, and D. S. Ricketts, “A Compact, High Linearity 40GS/s Track-and-Hold Amplifier in 90nm SiGe Technology,” in IEEE Custom Integrated Circuit Conf. (CICC)., pp. 1-4, Sept. 2015.
[34] Y. Zhang, Q. Meng, Q. Huang, and K. Tang, “A Track-and-Hold Amplifier for 1GSps 8bit ADC in 0.18-μm CMOS Process,” in Int. Conf. Advanced Technol. Commun. (ATC)., pp. 5-8, Oct. 2012.
[35] D. Vecchi, C. Azzolini, A. Boni, F. Chaahoub, and L. Crespi, “100-MS/s 14-b Track-and-Hold Amplifier in 0.18-μm CMOS,” to appear in 31st Euro. Solid-State Circuits Conf., pp. 259-262, Sept. 2005.
[36] H. Orser, and A. Gopinath, “A 20 GS/s 1.2 V 0.13 μm CMOS switched cascode track-and- hold amplifier,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.57, pp. 512-516, July 2010.
[37] Y.-C. Liu, H.-Y. Chang, and K. Chen, “A 12 GB/s 3-GHz input bandwidth track-and-hold amplifier in 65 nm CMOS with 48-dB spur-free dynamic range,” in IEEE MTT-S Int. Microw. Symp. Dig., Florida, USA, June 2014.
[38] S. Ma, J. Wang, H. Y, and J. Ren, “A 32.5-GS/s Two-Channel Time-Interleaved CMOS Sampler with Switched-Source Follower based Track-and-Hold Amplifier,” in IEEE MTT-S Int.l Microw Symp. Dig., Florida, USA, June 2014.
[39] Y.-C. Liu, H.-Y. Chang, S.-Y. Hung, and K. Chen, “Design and Analysis of CMOS High-Speed High Dynamic-Range Track-and-Hold Amplifiers,” IEEE Trans.Microw. Theory Techn., vol. 63, pp. 2841-2853, Spet. 2015.
[40] H. Aggrawal, and A. Babakhani, “A 40GS/s Track-and-Hold Amplifier with 62dB SFDR3 in 45nm CMOS SOI,” in IEEE MTT-S Int.l Microw Symp. Dig., Florida, USA, June 2014.
[41] J. Lee, A. Leven, J. S. Weiner, Y. Baeyen, Y. Yang, and W.-J. Sung, et al., “A 6-b 12-GSamples/s track-and-hold amplifier in InP DHBT technology,” IEEE Journal of Solid-State Circuits, vol. 38, pp. 1533-1539, June 2003.
[42] J. Deza, A. Ouslimani, A. Konczykowska, A. Kasbari, and J. Godin, “A 4 GSa/s, 16-GHz input bandwidth master-slave track-and-hold amplifier in InP DHBT Technology,” 20th Telecommun. Forum, pp. 502–505, Nov. 2012.
[43] Y. Bouvier, A. Ouslimani, A. Konczykowska, and J. Godin, “A 40 GSamples/s InP-DHBT Track-and-Hold Amplifier with High Dynamic Range and Large Bandwidth,” Int. Symp. Commun. Syst. Netw. Digit. Signal. Process., pp. 1-4, July 2012.
[44] K. N. Madsen, T. D. Gathman, S. Daneshgar, T. C. Oh, J. C. Li, and J. F. Buckwalter, “A High-Linearity, 30 GS/s Track-and-Hold Amplifier and Time Interleaved Sample-and-Hold in an InP-on-CMOS Process,” in IEEE J. Solid-State Circuits, pp. 2692-2702, Oct. 2015.
[45] Y. Bouvier, A. Ouslimani, A. Konczykowska, and J. Godin, “A 1-GSample/s, 15-GHz inputbandwidth master–slave track-and-hold amplifier in InP DHBT technology,” IEEE Trans.Microw. Theory Techn., vol. 57, pp. 3181-3187, Dec. 2009.
[46] S.-H. Weng, “Monolithic Microwave and Millimeter-wave Broadband Circuits using Darlington Cell,” Ph.D.dissertation, Dept. Electron. Eng. National Central Univ., Chungli, Tiawan, 2013. |