||Layout of integrated circuits (IC) is the final process in IC design house, by using IC layout editor tool to verify the design is complete and ready to send to semiconductor foundries. Because the layout process involves intellectual property rights, it is generally provided to the clients with a mosaic cellview (so-called black box); the clients might further provide the design to semiconductor foundries for detailed check due to their limited inspection abilities. The semiconductor foundries would confirm the poly silicon and metal on each layer meet certain criteria and regulation. Once the process is complete, the design house would provide the detailed layouts. However, the production of black box shall fulfill the characteristics of whether to damage the raw data and unable to recover.|
Therefore, this dissertation offers a methodology of mosaic IC layouts, for suppliers to provide it to the clients with a certain amount of density information for inspection whilst not able to distinguish and recover the overall cellview to steal confidential data.
|| Tian, R., D. F. Wong and R. Boone (2001) Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(7), 902-910.|
 He, L., A. B. Kahng, K. Tam and J. Xiong (2005) Simultaneous buffer insertion and wire sizing considering systematic CMP variation and random leff variation. Proceedings of the 2005 International Symposium on Physical Design, San Francisco, CA.
Mentor Graphics 2014 User′s Guide, http://www.mentor.com
Cadence 615 User′s Guide, http://www.cadence.com
 A. Finkelstein, and M. Range. “Image Mosaics,” Technical Report: TR-574-98, Computer Science Department, Princeton University, Princeton, U.S.A., 1998.
 SHIMADA, JUNICHI(2005) T.W. Patent No. 200527598
 HIROI, TAKASHI(2012) T.W. Patent No. 201237443
 A. B. Kahng, G. Robins, A. Singh, and A. Zelikovsky, “Filling algorithms and analyses for layout density control,” IEEE Trans. Comput.-Aided Design Integrated. Circuits and systems, vol. 18, no. 4, pp. 445–462, Apr. 1999.
 IPQA, IP Qualification Guidelines, 2003.
 曾瑜玉(2001)，技術知識商品的市場交易研究 – 以SIP(矽智財)產業為例，國立政治大學科技管理研究所碩士論文。