基於波動數位濾波器架構之類比仿真器的硬體實現

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：85

、訪客IP：18.227.46.43

姓名

李明祐(Ming-You Li) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

基於波動數位濾波器架構之類比仿真器的硬體實現
(Hardware Implementation of Analog Emulator Based on Wave Digital Filters)

相關論文

★ 運算放大器之自動化設計流程及行為模型研究	★ 高速序列傳輸之量測技術
★ 使用低增益寬頻率調整範圍壓控震盪器之1.25-GHz八相位鎖相迴路	★ 類神經網路應用於高階功率模型之研究
★ 使用SystemC語言建立IEEE 802.3 MAC 行為模組之研究	★ 以回填法建立鎖相迴路之行為模型的研究
★ 高速傳輸連結網路的分析和模擬	★ 一個以取樣方式提供可程式化邏輯陣列功能除錯所需之完全觀察度的方法
★ 抑制同步切換雜訊之高速傳輸器	★ 以行為模型建立鎖相迴路之非理想現象的研究
★ 遞迴式類神經網路應用於序向電路之高階功率模型的研究	★ 用於命題驗証方式的除錯協助技術之研究
★ Verilog-A語言的涵蓋率量測之研究	★ 利用類神經模型來估計電源線的電流波形之研究
★ 5.2GHz CMOS射頻接收器前端電路設計	★ 適用於OC-192收發機之頻率合成器和時脈與資料回復電路

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

在現今的系統晶片(System-on-Chip, SOC)設計中，通常同時包含了類比電路與數位電路，然而在傳統的設計流程中，類比電路與數位電路是採用不同的設計以及驗證流程，使得系統整合與驗證變得非常困難。為了發展出快速且可靠的驗證平台，我們根據波動數位濾波器(Wave Digital Filter, WDF)的理論，可以將時間域中的電阻、電容、電感、電壓源等元件一對一地對映至波動域，再加上串聯及並聯的配線器，將類比電路轉換成等效的數位電路，即可用數位電路來模擬類比電路的行為。本篇論文主要在研究如何以FPGA硬體架構實現已轉換為WDF樹狀結構的電路，包含電路元件、配線器、控制單元等，藉由FPGA軟體內建的IEEE 754浮點數電路，我們可以很快地實現WDF中所有的運算單元。經由仿真的結果可以看出，WDF理論確實可在硬體上實現，其電路行為與HSPICE的模擬結果相當一致。

摘要(英)

Modern System-on-Chip (SOC) designs usually contain analog and digital circuits. However, it is difficult to simulate them together because the design and verification processes are quite different for analog and digital circuits in traditional design flow. In order to provide a rapid and reliable verification method, we adopt Wave Digital Filter (WDF) theory to map resistors, capacitors, inductors and voltage source to wave domain one-by-one and connect them with serial or parallel adaptors. By this way, analog circuits can be transformed to digital circuits and verified in digital environment together. In this thesis, we focus on studying how to implement the WDF structures on FPGA. With the built-in IEEE 754 floating point circuits in the FPGA software, we can implement all computation elements of WDF rapidly. According to the emulation results, it demonstrates that the WDF theory is possible to be implemented with real hardware, and its behavior is consistent with the simulation results of HSPICE.

關鍵字(中)

★ 波動數位濾波器
★ 類比仿真器
★ 硬體實現
★ 可程式邏輯閘陣列元件

關鍵字(英)

★ WDF
★ Analog Emulator
★ Hardware Implementation
★ FPGA

論文目次

摘要..............i
Abstract..............ii
致謝..............iii
目錄..............iv
圖目錄..............vi
表目錄..............x
第一章、緒論..............1
1-1 研究動機..............1
1-2 相關研究..............4
1-2-1 場列式可程式類比陣列(FPAA)..............4
1-2-2 可程式化類比元件陣列(PANDA)..............5
1-3 論文結構..............7
第二章、背景知識..............8
2-1 波動數位濾波器背景知識..............8
2-1-1 數位濾波器模型..............8
2-1-2 波動數位濾波器模型..............10
2-1-3 配線器(Adaptors)..............12
2-2 波動數位濾波器的仿真流程..............14
2-2-1 波動數位濾波器的結構建立..............15
2-2-2 波動數位濾波器的驗證平台..............17
第三章、模擬平台的介紹與硬體實現..............19
3-1 Zynq簡介..............19
3-2 平台介紹與操作..............22
3-2-1 Vivado..............22
3-2-2 SDK..............34
3-3 硬體架構實現..............42
3-3-1 電路元件..............42
3-3-2 配線器..............43
3-3-3 WDF電路實現..............46
第四章、實驗結果..............50
4-1 實驗環境..............50
4-2 RLGC電路..............50
4-2-1 不同的樹狀結構的傳輸線..............51
4-2-2 不同的層數的傳輸線..............53
第五章、結論與未來研究方向..............60
參考文獻..............61

參考文獻

[1] L. Rizzatti, “When to use simulation, when to use emulation,” Electronic Products, Sep 1. 2014,
[2] A. Fettweis, “Wave digital filters: Theory and practice,” Proceedings of the IEEE, vol. 74, no. 2, pp. 270–327, Feb. 1986,
[3] B.-H. Tsai, “Automatic Construction of Wave Digital Filter Structure for Analog Circuit Emulation,” National Central University, Taiwan, 2015.
[4] H.-P. Yang, “Automatic Construction and Scheduling of the Wave Digital Filter Structures for Analog Emulators,” National Central University, Taiwan, 2016.
[5] Y.-S. Han, “A simulation platform for analog circuits using wave digital filters and Nonlinear MOS model,” National Central University, Taiwan, 2015.
[6] C.-H. Wang, “Nonlinear Transistor Model for WDF-Based Analog Emulators,” National Central University, Taiwan, 2016.
[7] H. Kutuk and S.-M. Kang, “A field-programmable analog array (FPAA) using switched-capacitor techniques,” Proceedings of IEEE International Symposium, vol. 4, pp. 4–44, May 2015.
[8] E. K. F. Lee and W. L. Hui, “A novel switched-capacitor based field-programmable analog array architecture,” Proceedings of Analog Integrated Circuits and Signal Processing, vol. 17, no. 1-2, pp. 35–50, Jan. 1998.
[9] E. K. F. Lee and P. G. Gulak, “A transconductor-based field-programmable analog array,” Proceedings of IEEE International Solid-State Circuits Conference, pp. 198–199, Feb. 1995
[10] N. Suda, N. Suda, J. Suh, N. Hakim, Y. Cao, and B. Bakkaloglu, “A 65 nm programmable aNalog device array (PANDA) for analog circuit Emulation,” Proceedings of IEEE Transactions on Circuits and Systems I: Regular Papers, vol.63, no. 2, pp. 181–190, Feb. 2016.
[11] J. Suh, N. Suda, C. Xu, N. Hakim, Y. Cao, B. Bakkaloglu, “Programmable ANalog Device Array (PANDA): A methodology for transistor-Level analog emulation,” IEEE Trans. on Circuits and Systems I: Regular Papers , vol. 60, no. 6, pp. 1369-1380, Jun. 2013.
[12] K. Meerkotter & R. Scholz, “Digital simulation of nonlinear circuits by wave digital filter principles,” IEEE Int’l Symp. on Circuits and Systems,, pp. 720-723, 1989.
[13] T. W. Parks and C. S. Burrus, “Digital filter design,” Wiley-Interscience, 1987.
[14] W. Wu, & Y.-L. Chen, & Y. Ma, & C.-N. J. Liu, & J.-Y. Jou, & S. Pamarti, & L. He, “Wave Digital Filter based Analog Circuit Emulation on FPGA,” in Proc. Int’l Symp. on Circuits and Systems,, May 2016.
[15] Silva, V. Sklyarov, and I. Skliarova, “Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on Chip,” IEEE Embedded Systems Letters, vol. 7, no. 1, pp. 31–34, 2015
[16] Xilinx, Inc., “Zynq-7000 All Programmable SoC Overview,” 2016 [Online].Available:https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
[17] Xilinx, Inc., “Vivado Design Suite Creating and Packaging Custom IP,” 2014[Online].Available:https://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_4/ug1118-vivado-creating-packaging-custom-ip.pdf
[18] Xilinx, Inc., “OS and Libraries Document Collection,” 2015 [Online]. Available:https://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_3/oslib_rm.pdf
[19] Xilinx, Inc., “LogiCORE IP Floating-Point Operator v5.0,” 2011 [Online].Available:https://www.xilinx.com/support/documentation/ip_documentation/floating_point_ds335.pdf
[20] F. E. Terman, “Radio engineer’s handbook,” 1943.
[21] R. J. Singh , J. V. McCanny, “A Wave Digital Filter Three-Port Adaptor with fine grained pipelining,” Application Specific Array Processors, 1991. Proceedings of the International Conference on, pp. 116 - 128, Sep. 1991.

指導教授

劉建男(Chien-Nan Liu)

審核日期

2017-5-4

推文