參考文獻 |
[1] V. E, F. J. “CMOS analog integrated circuits based on weak inversion operations.” Journal of Solid-StateCircuits 1977; 12(3):224–231.
[2] F. LHC, P. TC, M. RL. “An ultra-low-voltage ultra-low-power CMOS Miller OTA with rail-to-railinput/output swing.” IEEE Transactions on Circuits and Systems II 2007; 45(10):843–847.
[3] S. T, Y. H. “A 0.9-V 0.5-mA rail-to-rail CMOS operational amplifier.” IEEE Journal of Solid-StateCircuits 2002; 37(3):286–292.
[4] S. C, S. W. “A. Ultra-low-power, class-AB, CMOS four-quadrant current multiplier.” IET ElectronicsLetters 2009; 45(10):483–484.
[5] E. CC, K. F, V0 EA. “An analytical MOS transistor model valid in all regions of operation and dedicatedto low-voltage and low-current applications.”Analog Integrated Circuits and Signal Processing 1995; 8(1):83–114.
[6] B. DM, B. BJ, R. JM. “Optimizing drain current, inversion level, and channel length in analogCMOS design.” Analog Integrated Circuits and Signal Processing 2006; 47(2):137–163.
[7] J. Mahattanakul and J. Chutichatuporn, “Design Procedure for Two-Stage CMOS Op-Amp with Flexible Noise-Power Balancing Scheme,” IEEE Trans. on Circuits and Systems-I: Regular Papers, Aug. 2005; 52(8): 1508-1514.
[8] S.-Y. Lee, and C.-J. Cheng, “Systematic Design and Modeling of a OTA-C Filter for Portable ECG Detection,”IEEE Trans. on Biomedical Circuits and Systems, Feb. 2009;3(1): 53-64.
[9] Y.-C.Liao, Y.-L. Chen, X.-T. Cai,C.-N. Jimmy Liu, and T.-C. Chen, “LASER: layout-aware analog synthesis environment on laker,” Proc. ACM International Conference on Great Lakes Symposium on VLSI, 2013; 107-112.
[10] R. Dreslinski, M. Wieckowski, D. Blaauw, D. Sylvester, T. Mudge, “Near-Threshold Computing:Reclaiming Moore’s Law Through Energy Efficient Integrated Circuits,” Proc. of the IEEE, Feb. 2010; 98(2): 253 – 266.
[11] M. R. Valero, S. Celma, N. Medrano, B. Calvo, and C. Azcona, “An Ultralow-Power Low-VolatgeClass-AB Fully Differential OpAmp for Long-Life Autonomous Portable Equipment,” IEEE Trans.Circuits Syst.-II:Exp. Briefs, Oct. 2012; 59(10): 643 – 647.
[12] M. Salas, A. Micro, “Sub-threshold Design Ambiq and PsiKick Chart a Challenging Path,” Electronic Engineering journal, May . 26, 2014
[13] A. W.,B. H. C. and A. P. C., “Sub-threshold Design for Ultra Low-Power Systems ,” Springer US,2006.
[14] L. Magnelli, F. A. Amoroso, F. Crupi, G. Cappuccino and G.Iannaccone, “ Design of a 75-nW, 0.5-V subthreshold complementarymetal-oxide-semiconductor operational amplifier,” Int.J.Circuit TheoryApplication, 2012, DOI, pp. 1-11.
[15] R. B. Ganta, M. Cai, R. Sobot and K. Fricke, “Design of a 50nW, 0.5VDD sub-threshold OTA amplifier with indirect compensation technique and class AB output stage,”Canadian Conference on Electrical and Computer Engineering, May. 2015.
[16] Y.-F. Cheng, L.-Y.Chan, Y.-L. Chen,Y.-C.Liao, and C.-N. Jimmy Liu, “A Bias-Driven Approach to Improve the Efficiency of Automatic Design Optimization for CMOS OP-Amps,” Proc. Asia Symposium on Quality Electronic Design, 2012; 59-63,.
[17] F. Silveria, D. Flandre, P. G. A. Jespers, “A gm/ID Based Methodology for the Design of CMOS Analog Circuits and Its Application to the Synthesis of a Silicon-on-Insulator Micropower OTA,” IEEE Journal of Solid-State Circuits, Sep. 1996; 31(9): 1314-1319,.
[18] Behzad Razavi, “Design of Analog CMOS Integrated Circuits,McGraw-Hill Higher Education,” 2001
[19] Y. Nemirovsky, I. Brouk and C.G. Jakobson, “1/f Noise in CMOS Transistors for Analog Applications,” IEEE Electron Devices Society, May 2001.
[20] A. A. Abidi, “High-Frequency Noise Measurement on FETs with Small Dimensions,” IEEE Trans. Electron Devices, Nov. 1986; 33: 1801-1805,.
[21] 池俊熙, “低電壓主動式電感低雜訊放大器”, 國立中山大學電機工程學系碩士論文, July 2011.
[22] R.A Rutenbar., “Emerging Tools for Analog & Mixed-Signal: The Role of Synthesis and Analog Intellectual Property,” DATE master course, 2003.
[23] 吳宛蓉, “提升可撓式薄膜電晶體之類比電路可靠度的快速自動化設計方法,” 國立中央大學電機工程研究所碩士論文, July 2012.
[24] 廖于晴,“考慮佈局效應的類比設計自動化工具,”國立中央大學電機工程研究所碩士論文,July 2013.
[25] 連映琦, “用於生理訊號擷取系統之自動化類比設計平台,” 國立中央大學電機工程研究所碩士論文,July 2014.
[26] HSPICE® User Guide, Release F-2011.09
[27] ILOG CPLEXTM from IBM, http://www.ilog.com/products/cplex/
[28] Blalock BJ, Allen PE, Rincon-Mora GA. “Designing 1-V op amps using standard digital CMOS technology.” IEEE Transactions on Circuits and Systems II 1998; 45(7):769–779.
[29] Chatterjee S, Tsvidis Y, Kinget P. “0.5-V analog circuit techniques and their application in OTA and filter design.” IEEE Journal of Solid-State Circuits 2005; 40(12):2373–2387. |