由邊線向量求四面體的內部向量及其在三維半導體元件模擬之應用

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：67

、訪客IP：18.217.112.20

姓名

邱韋豪(Chiu-Wei Hao) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

由邊線向量求四面體的內部向量及其在三維半導體元件模擬之應用
(Finding internal vector from the edge vector in arbitrary tetrehedron element for 3D semiconductor Device Simulation)

相關論文

★ 表面電漿共振效應於光奈米元件之數值研究	★ 金氧半電容元件的暫態模擬之數值量測
★ 雙載子電晶體在一維和二維空間上模擬的比較	★ 改善後的階層化不完全LU法及其在二維半導體元件模擬上的應用
★ 一維雙載子接面電晶體數值模擬之驗證及其在元件與電路混階模擬之應用	★ 階層化不完全LU法及其在準靜態金氧半場效電晶體電容模擬上的應用
★ 探討分離式簡化電路模型在半導體元件模擬上的效益	★ 撞擊游離的等效電路模型與其在半導體元件模擬上之應用
★ 二維半導體元件模擬的電流和電場分析	★ 三維半導體元件模擬器之開發及SOI MOSFET特性分析
★ 元件分割法及其在二維互補式金氧半導體元件之模擬	★ 含改良型L-ILU解法器及PDM電路表述之二維及三維元件數值模擬器之開發
★ 含費米積分之高效率載子解析模型及其在元件模擬上的應用	★ 量子力學等效電路模型之建立及其對元件模擬之探討
★ 適用於二維及三維半導體元件模擬的可調變式元件切割法	★ 整合式的混階模擬器之開發及其在振盪電路上的應用

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

本篇論文中主要使用C語言，設計一套四面體的網格來模擬元件的特性，根據分

析後，我們選擇使用重心來開發模組，因為重心法可以適用任意四面體，首先使用邊

線向量的方法來求得核心方程式所需要的參數，接著驗證電場、電子流密度、電洞流

密度的正確性，最後將四面體組合成立方體應用在N型矽半導體、P-N二極體、球座

標的球座標網格應用，並且將這些應用做理論的推導與程式模擬的結果作比較分析，

所有的模擬結果皆證實此四面體網格的廣泛性及可靠度。

摘要(英)

In this thesis, we use C++ language to develop a tetrahedron element for 3-D device simulation. Barycenter method can be applied to arbitrary tetrahedron, and we use the edge vector to obtain the parameters needed by the core equation, and verify the electric field, current density and hole current density. Finally, the tetrahedrons are combined into cube applied to the N-type silicon semiconductors, PN diodes, and the spherical coordinate. In addition, these applications are used for theoretical derivation and compared with the program simulation. All the simulation results confirm the reliability of this tetrahedron mesh.

關鍵字(中)

★ 邊線向量
★ 四面體

關鍵字(英)

★ internal vector
★ tetrehedron element

論文目次

摘要 i
Abstract ii
目錄 iii
圖目錄 iv
表目錄 vi
第一章簡介 1
第二章三維四面體網格與等效電路模型分析.........3
2-1. 立方體網格結構與分析...................3
2-2. 外心在四面體網格出現的問題..............7
2-3. 重心在四面體網格之分析..................8
2-4 邊線電場求其內部電場....................8
第三章三維半導體元件特性模擬與驗證.............18
3-1. 四面體模組電場驗證.....................18
3-2. 四面體模組電子流密度與電洞流密度驗證.....22
3-3. 立方體簡單電阻模擬分析..................29
3-4. 四面體模組的二極體之模擬分析.............32
第四章三維四面體網格球座標之應用................34
4-1. R方向電阻推導與驗證.....................34
4-2. θ方向電阻推導與驗證.....................36
4-3. φ方向電阻推導與驗證.....................39
第五章結論....................................41
參考文獻 ........................................42

參考文獻

[1] Akiyama, Yutaka. "Triangle and tetrahedron mesh generation method." U.S. Patent No. 5,774,696. 30 Jun. 1998.D. A. Neamen, Semiconductor physics and devices, 3rd ed., McGraw-Hill Companies Inc., New York, 2003.
[3] S. Micheletti, “Stabilized finite elements for semiconductor device simulation,” Comput & Visual Sci., vol. 3, pp. 177-183, 2001.
[4] J. M. Park, “Novel Power Devices for Smart Power Applications”, Ph.D. Dissertation, Technischen Universität Wien, 2004
[5] H. Kaur, S. Kabra, S. Bindra, S. Haldar, and R. S. Gupta, “′Impact of Graded Channel (Gc) Design in Fully Depleted Cylindrical/Surrounding Gate Mosfet (Fd Cgt/Sgt) for Improved Short Channel Immunity and Hot Carrier Reliability”, Solid-State Electronics, Vol. 51, pp.398-404, 2007.
[6] J. H. Seo, Y. J. Yoon, S. Lee, J. H. Lee, S. Cho, and I. M. Kang, “Design and Analysis of Si-Based Arch-Shaped Gate-All-around (Gaa) Tunneling Field-Effect Transistor (Tfet)”, Current Applied Physics, Vol. 15, pp.208-212, 2015
[7] K. Gopalakrishnan, P. B. Griffin and J. D. Plummer, “Impact Ionization Mos (I-Mos)-Part I: Device and Circuit Simulations”, IEEE Trans. on Electron Devices, Vol. 52, pp.69-76, 2005
[8] K. Marc. "Bonding bands, lone-pair bands, and impurity states in chalcogenide
semiconductors." Physical Review Letters 28.6 1972
[9] Chadi, D. J., R. M. White, and W. A. Harrison. "Theory of the magnetic susceptibility of tetrahedral semiconductors." Physical Review Letters 35.20 1975
[10] C. C. Chang, “Improvement of 2-D and 3-D Semiconductor Device Simulation Using Equivalent-circuit Model”, Ph.D. Dissertation, Institute of EE, National Central University, Taiwan, Republic of China, Jun. 2006
[11] C. C. Chang, C. H. Huang, J. F. Dai, S. J. Li, and Y. T. Tsai, “3-D Numerical Device Simulation Including Equivalent-Circuit Model”, IEDMS, 2002.
[12] Bank, Randolph E., Donald J. Rose, and Wolfgang Fichtner. "Numerical methods for semiconductor device simulation." SIAM Journal on Scientific and Statistical Computing 4.3 , 416-435. 1983
[13] Wood, D. M., Alex Zunger, and R. De Groot. "Electronic structure of filled tetrahedral semiconductors." Physical Review B 31.4 1985
[14] C. H. Lee, “Development of 3D Trapezoidal Model and its Application to Semiconductor Device Simulation,”M. S. Thesis, Institute of EE, Nation Central University, Taiwan, Republic of China, 2015.
[15] Hitschfeld, Nancy, Paolo Conti, and Wolfgang Fichtner. "Mixed element trees: a generalization of modified octrees for the generation of meshes for the simulation of complex 3-D semiconductor device structures." IEEE transactions on computer-aided design of integrated circuits and systems 12.11 1993
[16] Mock, M. S. "Analysis of a discretization algorithm for stationary continuity equations in semiconductor device models, II." COMPEL-The international journal for computation and mathematics in electrical and electronic engineering 3.3 137-149 1984

指導教授

蔡曜聰(Yao-Tsung Tsai)

審核日期

2017-6-29

推文