用於類比電路行為模型產生器之非迴歸式模型校準方法

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：88

、訪客IP：18.189.193.134

姓名

宋伶彥(Ling-Yen Song) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

用於類比電路行為模型產生器之非迴歸式模型校準方法
(Non-Regression Calibration Approach for Analog Behavioral Model Generator)

相關論文

★ 運算放大器之自動化設計流程及行為模型研究	★ 高速序列傳輸之量測技術
★ 使用低增益寬頻率調整範圍壓控震盪器之1.25-GHz八相位鎖相迴路	★ 類神經網路應用於高階功率模型之研究
★ 使用SystemC語言建立IEEE 802.3 MAC 行為模組之研究	★ 以回填法建立鎖相迴路之行為模型的研究
★ 高速傳輸連結網路的分析和模擬	★ 一個以取樣方式提供可程式化邏輯陣列功能除錯所需之完全觀察度的方法
★ 抑制同步切換雜訊之高速傳輸器	★ 以行為模型建立鎖相迴路之非理想現象的研究
★ 遞迴式類神經網路應用於序向電路之高階功率模型的研究	★ 用於命題驗証方式的除錯協助技術之研究
★ Verilog-A語言的涵蓋率量測之研究	★ 利用類神經模型來估計電源線的電流波形之研究
★ 5.2GHz CMOS射頻接收器前端電路設計	★ 適用於OC-192收發機之頻率合成器和時脈與資料回復電路

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

對混合訊號中的類比電路建立行為模型的方式能夠提升驗證的平台至系統層級，能有效的提升混合訊號晶片驗證時程，但如果能發展一個自動行為模型產生器，從電路規格或連線關係可以自動產生模塊所需的行為模型，並且在呈現整體類比電路行為時還維持住一定的精準度，就能大幅降低設計者在建立行為模型的工作時間。以往的行為模型大多是直接透過萃取輸入以及輸出訊號之間的關聯性來建立，這樣的建模方式雖然準確但是非常耗時。我們所建構的自動化行為模型產生器，會將大電路依據一些常用的電路模塊做切割，再從模型資料庫(model library)中尋找相對應的區塊行為模型代入，將電晶體層級的電路提升至行為層級做驗證。
以往迴歸式分析的方法需要透過大量的訓練樣本(training patterns)來校準區塊模型，因此，本論文提出一個非迴歸式自動化校準方法，可以校準行為模型產生器中的區塊模型，不需要訓練樣本就能有效提升準確度。如實驗結果所示，本論文提出的方法能夠有效維持住模組行為的精確度並提升自動模型產生器的效率。

摘要(英)

Building the behavioral model for each analog circuit is an efficient approach for mixed-signal system verification. If an automatic model generator is available to generate the required behavioral model from the given circuit specifications or netlist, it is useful for designers to reduce the extra efforts.
Instead of modeling the relationship between circuit inputs and outputs directly, a divide and conquer approach is proposed in this paper to divide the circuit into several small building blocks and model the behavior of each block. It will increase the level of verification from transistor level to behavioral level. A different approach is proposed to build the behavioral model of each internal block in structure-based approach without regression. Therefore, no training patterns are required in the calibration process. As shown in the experimental results, the model accuracy is still kept in the proposed approach while the efficiency of behavioral model generator is greatly improved

關鍵字(中)

★ 混合訊號驗證
★ 行為模型

關鍵字(英)

論文目次

摘要 i
Abstract vi
目錄 vii
圖目錄 x
表目錄 xiv
第一章、緒論 1
1- 1 研究動機 1
1- 2 建立行為模型(Behavioral Modeling) 4
1- 3 論文結構 7
第二章、背景知識 8
2- 1 宏模型簡介(Macro-modeling) 8
2- 2 符號函式方法(Symbolic Approach) 10
2- 3 黑盒子方法(Black-Boxed Approach) 12
2-3-1 迴歸分析(Regression Analysis) 16
2-3-2 片段線性估算法(Piecewise Approximation Methods) 17
2- 4 相關研究 19
2-4-1 Verilog的符號函式法 19
2-4-2 二階式黑盒子迴歸分析法 22
2- 5 問題定義 26
第三章、行為模型產生器 28
3- 1 行為模型產生器流程 28
3- 2 電路架構分析 29
3- 3 行為模型方塊資料庫 31
3-3-1 建模技術架構(Modeling Technology Framework) 31
3-3-2 基本類比行為模型方塊 33
3-3-3 時間資訊模型方塊(Timing Model Block) 38
3- 4 非迴歸式校準分析 42
3-4-1 校準流程 43
3-4-2 自動化偏壓點分析(OP analysis) 44
3-4-3 參數資訊萃取(Extraction) 46
3-4-4 參數回填系統(Model Parameter) 48
第四章、實驗結果與分析 51
4- 1 電流鏡運算放大器(Current Mirror OPA) 51
4-2 汲取電流式壓控震盪器(Current-Starved Voltage Control Oscillator) 55
第五章、結論與未來目標 60
第六章、參考文獻 61

參考文獻

[1] http://www.cadence.com/eu/Documents/MicrosoftPowerPoint ToT2013openend.pdf
[2] https://verificationacademy.com/verification-horizons/october-2012-volume-8-issue-3/improving-analog-mixed-signal-verification-productivity
[3] A. Demir and J. Roychowdhury, “A Reliable and Efficient Procedure for Oscillator PPV Computation with Phase Noise Macromodeling Applications,” IEEE Trans. on Computer-Aided Design, pp. 188-197, Feb. 2003.
[4] G. Richard, “Analog/Mixed-Signal Behavioral Modeling – When to Use What”, Cadence Design Communities, February 2011.
[5] C.-C. Kuo, Y.-C. Wang, and C.-N. J. Liu, “An Efficient Bottom-Up Extraction Approach to Build Accurate PLL Behavioral Models for SOC Designs,” in Proc. Great Lakes Symp. on VLSI, pp. 286-290, Apr. 2005.
[6] A. Mounir, A. Mostafa, and M. Fikry, “Automatic Behavioural Model Calibration for Efficient PLL System Verification,” in Proc. Design, Automation and Test in Europe Conf., pp. 280-285, 2003.
[7] P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, P. Cusinato, A. Baschirotto, “Behavioral modeling of switched-capacitor sigma-delta modulators,” IEEE Trans. on Circuits and Systems I, pp. 352-364, Mar 2003.
[8] W.-H. Cheng, C.-C. Kuo, P.-J. Chen, Y.-M. Wang, and C.-N. J. Liu, “An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor Sigma-Delta Modulator,” in Proc. Int’l Workshop on Behavioral Modeling and Simulation, pp. 17-21, Sep. 2007.
[9] M. Rewienski, J. White, “A Trajectory Piecewise-Linear Approach to Model Order Reduction and Fast Simulation of Nonlinear Circuits and Micromachined Devices,” IEEE Trans. on Computer-Aided Design, pp. 155-170, Feb. 2003.
[10] S. L. and M. Horowitz, “A Verilog Piecewise-Linear Analog Behavior
Model for Mixed-Signal Validation,” IEEE Trans. on Circuits and Systems, Journals & Magazines, Pages: 2229 – 2235, 2014.
[11] P. Wambacq, F. Fernández, G. Gielen, W. Sansen, and A. Rodríguez-Vázquez, “Efficient symbolic computation of approximated small-signal characteristics” IEEE Journal. Solid-State Circuits, vol. 30, pages. 327–330, Mar 1995.

[12] C.-J.Richer. ; Shi., “Canonical symbolic analysis of large analog circuits with determinant decision diagrams”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pages. 1-18, January 2000
[13] L. T. Pillage and R. A. Rohrer, “Asymptotic waveform evaluation for timing analysis”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 9, pages. 352–366, April 1990.
[14] J.-R. Li and J. White, “Efficient model reduction of interconnect via approximate system gramians”, IEEE Transacitons on Computer-Aided Design of Integrated Circuit and Systems , pages. 380–383, November 1999.
[15] K. Gallivan, “Asymptotic waveform evaluation via a Lanczos method”, Pergamon, pages 75-80, April 1944
[16] F. Mourad, T-C. Esteban, C-L. Rafael. et.al, “Analog/RF and Mixed-Signal Circuit Systematic Design”, Rafael, 2013, ISBN 978-3-642-36329-0
[17] M. Rewienski and J. White, “A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices”, IEEE Transacitons on Computer-Aided Design of Integrated Circuit and Systems, Nov 2001.
[18] http://www.analog.com/static/imported-files/tech_docs/dsp_book_Ch15.pdf
[19] 陳建宇, “基於迴歸分析之類比電路行為模型自動產生器”, 中央大學碩士論文, July 2015
[20] M. Eick, “Structure and signal path analysis for analog and digital circuits,”Ph.D. Dissertation, Dept. Electr. Eng. Inf. Technol., Technische Universitt München, München, Germany, 2013
[21] 樓禹慷，“自動辨識混合訊號電路中數位區塊之方法”，中央大學碩士論文，July 2016
[22] 王綉文, “適用於混合訊號設計的自動化電路區塊降為模型產生器”, 中央大學碩士論文, July 2014
[23] T. Massier, “The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis”, IEEE Computer-Aid Design of Integrated Circuit and Systems, December 2008
[24] C.Wenger, “Method of Modeling Analog Circuits in Verilog for Mixed-signal Design Simulations,” IEEE ECCTD 2013 European Conference on
[25] Yu-Ching Liao et.al, “LASER: layout-aware analog synthesis environment on laker”, Great lakes symposium on VLSI (GLSVLSI), May 2013.
[26] 林慶和, “適用於混合訊號設計的自動化電路區塊降為模型產生器”, 中央大學碩士論文, Oct. 2017
[27] 李牧勳, “Front-End Supply Current Waveform Models for Dynamic IR-Drop Analysis”, 中央大學博士論文, June. 2012

指導教授

劉建男(Chien-Nan Liu)

審核日期

2017-8-11

推文