參考文獻 |
[1] P. W. Luo, J. E. Chen, C. L. Wey, L. C. Cheng, J. J. Chen and W. C.Wu,“Impact of Capacitance Correlation on Yield Enhancement of Mixed-Signal/Analog Integrated Circuits,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 2097-2101, Nov.2008..
[2] L. Zhang, R. Raut, Y. Jiang, and U. Kleine. “Placement algorithminanalog-layout designs,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp.1889–1903, Oct.2006.
[3] X. Jinjun, V. Zolotov, and H. Lei, “Robust Extraction of Spatial Correlation,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 193-202, Apr.2007..
[4] M. J. McNutt, S. LeMarquis, and J. L. Dunkley, “Systematic Capacitance Matching Errors and Corrective Layout Procedures,” IEEE Journal Solid-State Circuits, pp. 611-616, May1994.
[5] C. S. G. Conroy, W. A. Lane, and M. A. Moran, “Statistical Design Techniques for D/A Converters,” IEEE Journal of Solid-State Circuits, pp. 1118-1128, Aug1989.
[6] D. Khalil and M. Dessouky. “Automatic Generation of Common-Centroid Capacitor Arrays with Arbitrary Capacitor Ratio,” Proceedings of Design, Automation and Test in Europe Conference and Exhibition, pp. 576-580, Mar. 2002.
[7] P. W. Luo, J. E. Chen, C. L. Wey, “Design Methodology for Yeild Enhancement of Switch-Capacitor Analog Integrated Circuits” IEICE Trans. Fundamentals, Vol. E94-A, No.1, Jan.2011.
[8] P. W. Luo, J. E. Chen, C. L. Wey, “Placement Optimization for Yield Improvement of Switched-Capacitor Analog Integrated Circuits”, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 29, No.2, pp. 313-318, Feb.2010.
[9] D. Sayed and M. Dessouky, “Automatic Generation of Common-Centroid Capacitor Arrays with Arbitrary Capacitor Ratio,” IEEE Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition, Mar.2002.
[10] C.W. Lin, J.M. Lin , Y.C. Chiu, C.P. Huang, and S.J. Chang, “Mismatch-Aware Common-Centroid Placement for Arbitrary-Ratio Capacitor Arrays Considering Dummy Capacitors”, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol 31, pp. 1789-1802, Dec.2012.
[11] Y. Li, “Placement for Binary-Weighted Capacitive Array in SAR ADC Using Multiple Weighting Methods,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 33, no. 9, pp. 1277-1287, 2014.
[12] Mark P.H. Lin, Vincent W.H. Hsiao, and C.Y. Lin, “Parasitic-aware sizing and detailed routing for binary-weighted capacitors in charge-scaling DAC”, IEEE ACM/EDAC/IEEE Design Automation Conference.pp.1-6, Jun. 2014.
[13] C.F. T. Soares and A. Petraglia “Automatic Placement to Improve Capacitance Matching Using a Generalized Common-Centroid Layout and Spatial Correlation Optimization”, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems. Vol. 34, pp.1691-1695, Oct. 2015.
[14] C.C. Huang, C.L. Wey, J.E. Chen, P.W. Luo, “Performance-Driven Unit-Capacitor Placement of Successive-Approximation-Register ADCs”, ACM Trans. on Design Automation of Electronic Systems. Vol.21. No.15. May 2015.
[15] F. Burecea, H. Habal, H.E.Graeb “A New Chessboard Placement and Sizing Method for Capacitors in a Charge-Scaling DAC by Worst-Case Analysis of Nonlinearity”, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems. vol. 35, no. 9, pp. 1397-1410, Sept. 2016.
[16] C.C. Huang, J.E.Chen, “PACES: A Partition-Centering-Based Symmetry Placement for Binary-Weighted Unit Capacitor Arrays ,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 36, no. 1, pp. 134-145. Jan. 2017.
[17] 製程能力分析指導綱要(2002),經濟部標準檢驗局。
[18] Process Capability Indices (1993), Kotz, S. and Johnson, N.,Chapman and Hall.
[19] 品質管理,楊素芬,2nd ,華泰書局,2006。
[20] 王瑜薪,”應用於電容陣列區塊之維持良率的二冪次分割及權重優先序擺置法” ,國立中央大學電機工程學系碩士論文,2013。
[21] 黃志偉,” 應用於電容陣列區塊之維持良率的皇后比例切割法”,國立中央大學電機工程學系碩士論文,2013。
[22] 王俞鈞,“編織演算法應用於自動化產生ADC實體電容陣列”, 國立中央大學電機工程學系碩士論文,2016。
[23] 吳凱勛,”應用於類比積體電路中的電容陣列區塊之系統變異分析”, 國立中央大學電機工程學系碩士論文,2016。
[24] 楊志嘉,”陣列區塊排列之比率不匹配的性能指標”,國立中央大學電機工程學系碩士論文,2017。 |