參考文獻 |
[1] M. Levinshtein, S.Rumyantsev and M. Shur, ”Handbook Series on Semiconductor Parameters”, World Scientifi c, Singapore, 1996.
[2] N. Waldron, C. Merckling, W. Guo, P. Ong, L. Teugels, S. Ansar, D. Tsvetanova, F. Sebaai, D.H. van Dorp, A Milenin, D. Lin, L. Nyns, J. Mitard, A Pourghaderi, B. Douhard, O. Richard, H. Bender, G. Boccardi, M. Caymax, M. Heyns, W. Vandervorst, K. Barla, N. Collaert and A. Thean, "An InGaAs/InP quantum well finfet using the replacement fin process integrated in an RMG flow on 300mm Si substrates," in VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on, 2014.
[3] M. L. Huang, S. W. Chang, M. K. Chen, C. H. Fan, H. T. Lin, C. H. Lin, R. L. Chu, K. Y. Lee, M. A. Khaderbad, Z. C. Chen, C. H. Lin, C. H. Chen, L. T. Lin, H. J. Lin, H. C. Chang, C. L. Yang, Y. K. Leung, Y.-C. Yeo, S. M. Jang, H. Y. Hwang and Carlos H. Diaz, ”In0.53Ga0.47As MOSFETs with high channel mobility and gate stack quality fabricated on 300 mm Si substrate”, Symposium on VLSI Technology Digest of Technical Paper, 2015.
[4] V.K. Yang, M. Groenert, C.W. Leitz, A.J. Pitera, M.T. Currie and E.A. Fitzgerald, ”Crack formation in GaAs heteroepitaxial films on Si and SiGe virtual substrates,” J. Appl. Phys, 2003.
[5] M. Yamaguchi, T. Nishioka and M. Sugo, ”Analysis of strained layer superlattice effects on dislocation density reduction in GaAs on Si substrates”, Appl. Phys. Lett, 1989.
[6] L. Czornomaz, N. Daix, K. Cheng, D. Caimi1, C. Rossel, K. Lister, M Sousa and J. Fompeyrine, ”Co-integration of InGaAs n- and SiGe p-MOSFETs into digital CMOS circuits using hybrid dual-channel ETXOI substrates”, IEDM, 2013.
[7] N. Waldron, C. Merckling, L. Teugels, P. Ong, F. Sebaai, K. Barla, N. Collaert and A. Thean, ”Replacement fin processing for III–V on Si: From FinFets to nanowires”, Solid-State Electronics, 2016.
[8] J. G. Fiorenza, J.-S. Park, J. M. Hydrick, J.Li, J. Z. Li, M. Curtin, M. Carroll and A. Lochtefeld, ”Aspect Ratio Trapping: a Unique Technology for Integrating Ge and III-Vs with Silicon CMOS”, ECS Transactions, 2010.
[9] L. Czornomaz, E. Uccelli, M. Sousa, V. Deshpande, V. Djara, D. Caimi, M. D. Rossell, R. Erni and J. Fompeyrine, ”Confined Epitaxial Lateral Overgrowth (CELO): A Novel Concept for Scalable Integration of CMOS-compatible InGaAs-on-insulator MOSFETs on Large-Area Si Substrates”, Symposium on VLSI Technology Digest of Technical Papers, 2015.
[10] S. H. Jones, L. K. Seidel, K. M. Lau and M. Harold, ”Patterned substrate epitaxy surface shapes”, J. Cryst Growth, 1991.
[11] B. Kunert, W. Guo, Y. Mols, R. Langer and K. Barla, ”Integration of III/V Hetero-Structures by Selective Area Growth on Si for Nano- and Optoelectronics”, ECS Transactions, 2016.
[12] Y. Kawaguchi, S. Nambu, H. Sone, M. Yamaguchi, H. Miyake, K. Hiramatsu, N. Sawaki, Y. Iyechika and T. Maeda, ”Sective area growth (SAG) and epitaxial lateral overgrowth (ELO) of GaN using Tungsten mask”, Mat. Res. Soc. Symp. Proc, 1998.
[13] C. Merckling, N. Waldron, S. Jiang, W. Guo, N. Collaert, M. Caymax, E. Vancoille, K. Barla, A. Thean, M. Heyns and W. Vandervorst, ” Heteroepitaxy of InP on Si(001) by selective-area metal organic vapor-phase epitaxy in sub-50nm width trenches: The role of the nucleation layer and the recess engineering”, J. Appl. Phys, 2014.
[14] J. Faucher, T. Masuda and M.L. Lee, ”Initiation strategies for simultaneous control of antiphase domains and stacking faults in GaAs solar cells on Ge”, J. Vac. Sci. Technol. B Nanotechnol. Microelectr, 2016.
[15] M. Paladugu, C. Merckling, R. Loo, O. Richard, H. Bender, J. Dekoster,
W. Vandervorst, M. Caymax and M. Heyns, ”Site selective integration of III–V materials on Si for nanoscale logic and photonic devices”, Cryst. Growth Des, 2012. |