半導體封測廠生產力分析模型與應用

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：11

、訪客IP：3.142.119.241

姓名

楊惠清(Hui-Ching Yang) 查詢紙本館藏

畢業系所

企業管理學系在職專班

論文名稱

半導體封測廠生產力分析模型與應用
(The model and analysis of productivity in semiconductor field _case in IC assembly industry)

相關論文

★ 企業流程為核心的食品產業運籌體系規劃:低溫物流部份	★ 以企業流程方法規劃整體飛航後勤維修體系之研究
★ 成衣產業導入ERP運籌管理方案之個案研究	★ 光電產業試產基地之生產最佳化模式：以光投影機為例
★ TFT LCD產業獲利因素之探討	★ 科技事業進行合併/讓售之決策過程與成效之個案探討
★ 企業治理、風險及遵循解決方案導入之個案研究-以職責分離資訊系統為例	★ 品質機能展開與多準則決策於設備開發應用
★ ERP導入品質因素對IFRS轉換專案之影響	★ ERP投資金額對服務品質及導入後IT治理目標之分析
★ ERP 導入問題對專案的影響	★ IFRS轉換對員工退休金計畫影響
★ IFRS轉換問題對IFRS效益的影響	★ 電子產業新產品開發參考模式之發展
★ 應用資料科學方法提昇國防裝備可靠度之研究－以防空系統為例	★ 企業資訊方案行銷歷程之探討-以MES為例

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

至系統瀏覽論文 ( 永不開放)

摘要(中)

生產規劃對半導體製造商尤其重要，規劃產能的目標是獲取最大產出結果外，也因製造設備的高資本下，業者被要求維持高使用率確保財務上的平衡，以利公司長久的競爭力。目前製造商的作法是維持高產出，如積極拉攏新生意甚至不惜降低售價，或減少機台稼動率以縮短週期時間(Cycle-Time)去完成現有訂單。而生產規劃系統能準確的說明週期時間的影響，與資源利用率可能會替公司創造優勢。

而在過去的生產規劃，製造商有產能不足的警訊會從：產品週期時間被拉長與每月客戶發出預估的需求量得知，此時，製造商再評估是否需擴充產能，添購新設備以解決產能不足之情形。擴充產能可以做為產能不足的解決方案，但當市場需求銳減時，過多的產能不知該如何處置。

本研究目的即為，利用生產力模型取得生產平衡，以兩模型串聯式批量生產模型搭配總生產效率模型(Total Operational Efficiency;TOE)達到生產平衡。此外，半導體供應鏈之製程非常多，通常會以批量生產來達到生產彈性，本研究會透過串聯式批量生產模型，分析各站點製造、調機和搬運時間，以找出更合理的生產週期。縮短週期時間意味著成品越快被製作出來，現金回收週期縮短、增加營收的可能，但也表示產能利用率可能會受週期時間波動影響，故本研究希望週期時間縮減情況下，也有提升產出量的目標。

研究結果發現，生產週期會受批量數量影響，而批量過多則使生產週期拉長，並影響產出。再者，在現有生產水準下，利用串聯式批量生產模型搭配總生產效率模型(Total Operational Efficiency;TOE)，縮減週期時間提升產出量，以案例公司發現，顯著日產量增加40%，週期時間縮減37%。故透過本研究，協助設計廠商或是代工廠商了解生產週期與產出量的相互影響關係，生產製造商也可以利用本文兩個模型發展更適配的生產規劃。

摘要(英)

The production planning is most important for manufacturer in semiconductor industry. Purpose of planning capacity is not only obtain maximum throughput but also maintain the balance between capital asset and high machine usage for long-term competitiveness in this industry. Now the behavior of manufacturer is actively accepting and creating new business or decreasing the utilization reduce the cycle time to maintain the balance. We can say production planning be impacted by cycle time and the usage of resource may create advantage for the company.

For the past production planning, manufacturer find capacity shortage at cycle time lengthened and forecast from customer per month. At the same time, manufacturer will evaluate expend the capacity or not and usually purchase the equipment solve the shortage. It is one of solution for capacity shortage, but overmuch capacity will occur the demand sharp decrease.

This research is looking forward to increase the capacity by two models- serial process batching model and total operational efficiency model. Besides, the semiconductor process is pretty much, and usually use batch production more flexible. The research will use serial process batching to analysis the cycle time including process time, setup time and handling time and to get more proper cycle time. On the other hand, shorter cycle time means faster product produced and shorter the cash payback period. But fluctuation of cycle time will impact capacity utilization, we also want short the cycle time and raise the throughput at the same time.

Finally, the cycle time will fluctuated by number per batch. If number is large, the cycle time will be lengthened and impact the throughput. We use the serial process batching model and total operational efficiency model to increase the capacity by down CT. Based on the case company, we estimate the throughput will increase 40% and the cycle time decrease 37%. The IC design house get more understand on production manufacturer and help manufacturer develop his own production planning through this research.

關鍵字(中)

★ 產出量
★ 週期時間
★ 串聯式批量生產模型
★ TOE 模型

關鍵字(英)

★ Throughput
★ Cycle-Time
★ Serial Process Batching Model
★ Total Operational Efficiency Model

論文目次

中文提要 …………………………………………………………………………… i
英文提要 …………………………………………………………………………… ii
誌謝 …………………………………………………………………………… iii
目錄 …………………………………………………………………………… iv
圖目錄 …………………………………………………………………………… v
表目錄 …………………………………………………………………………… vi
符號說明 …………………………………………………………………………… vii
1、研究動機與目的 ........................................................ 1
1.1 研究動機 ........................................................... 1
1.2 研究目的 ........................................................... 2
2、問題陳述與分析 ........................................................ 5
2.1 封裝全製程介紹 ..................................................... 5
2.2 半導體封測廠之生產力管理 .......................................... 11
2.3 產能與收益分析 .................................................... 12
3、文獻回顧與方法架構 ................................................... 15
3.1 增加總產出之文獻回顧 .............................................. 15
3.2 縮減 CT 之文獻回顧 ................................................. 18
4、模型發展 ............................................................. 21
4.1 加工時間依各站點拆解 .............................................. 23
4.2 修正 CT 以代入 Throughput 模型 ...................................... 24
5、應用案例 ............................................................. 26
5.1 產出量估計模型計算結果一 .......................................... 29
5.2 產出量估計模型計算結果二 .......................................... 30
5.3 週期時間估計模型計算結果一 ........................................ 30
5.4 週期時間估計模型計算結果二 ........................................ 31
6、結論與後續研究 ....................................................... 33
6.1 結論 .............................................................. 33
6.2 後續研究 .......................................................... 33
參考文獻 ............................................................ 34

參考文獻

Albey, E., Yanıkoğlu, İ. and Uzsoy, R.(2017). Load dependent lead time modelling: A robust optimization approach. 2017 Winter Simulation Conference (WSC), Las Vegas, NV, 35313542. Case company (2017). Technology roadmap training. Case company (2015). Training school information. Case company (2016). WIP report from MES. Case company (2016). Yield report from MES. Deif, A. M. and ElMaraghy, W. H. (2006). A control approach to explore the dynamics of capacity scalability in reconfigurable manufacturing systems. Journal of Manufacturing Systems, 25(1), 12-24. Fowler et al. (2001). Efficient Cycle-Time-throughput curve generation using a fixed sample size procedure. International Journal of Production Research, 39(12), 2595-2613. Gopalswamy, K. and Uzsoy, R. (2018). An exploratory comparison of clearing function and data-driven production planning models. 2018 Winter Simulation Conference (WSC), Gothenburg, Sweden, 3482-3493. Hopp, W.J. and Spearman, M.L. (1999). Factory Physics. Pennsylvania Plaza New York City： McGraw-Hill/Irwin; 2 edition. 301-314. Hwang, H., and Kim, S.-H. (1998). Development of dipatching rules for automated guided vehicle systems. Journal of Manufacturing Systems, 17(2), 137-143. Jeong,M.-K., Perry, M. and Zhou,C. (2005). Throughput gain with parallel flow in automated flow lines. IEEE Transactions on Automation Science and Engineering, 2(1), 84-86. Johnson, D. J. (2003). A framework for reducing manufacturing throughput time. Journal of Manufacturing Systems, 22(4), 283-298. Kempf, K. G., Uzsoy, R. and Cheng, S.-W. (1998). Scheduling a single batch processing machine with secondary resource constraints. Journal of Manufacturing Systems, 17(1), 3751. Kulwiec, R. (1984). Trends in automatic guided vehicle systems. Plant Engineering, 66-73. Leachman, R. C. and Ding, S. (2011). Excursion yield loss and cycle time reduction in semiconductor manufacturing. IEEE Transactions on Automation Science and Engineering, 8(1), 112-117. Manda, A.B. and Uzsoy, R. (2018). Simulation optimization for planning product transitions In semiconductor manufacturing Facilities. 2018 Winter Simulation Conference (WSC), Gothenburg, Sweden, 3470-3481. Martin, D. P. (1999). Total operational efficiency (TOE): the determination of two capacity and Cycle-Time components and their relationship to productivity improvements in a semiconductor manufacturing line. 10th Annual IEEE/SEMI. Advanced Semiconductor
35
Manufacturing Conference and Workshop. ASMC 99 Proceedings (Cat. No.99CH36295), 37-41. Mercier, J. R. (1998). Dynamic capacity modeling [IC manufacture]. IEEE/SEMI 1998 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop (Cat. No.98CH36168), 148-150. Minis, I., Herrmann, J. W., Lam, G. and Lin, E. (1999). A generative approach for concurrent manufacturability evaluation and subcontractor selection. Journal of Manufacturing Systems, 18(6), 383-395. Pinedo, M. (1995). Scheduling Theory,Algorithms,and Systems. Englewood Cliffs,NJ ： Prentice-Hall. Uzsoy, R., Lee, C.-Y. and Martin-Vega, L. A. (1992). A review of production planning and scheduling models in semiconductor industry-PartI：system characteristics,performance evaluation and production planning. IIE Transactions on Scheduling & Logistics, 47-61. Uzsoy, R., Lee, C.-Y. and Martin-Vega, L. A. (1994). A review of production planning and scheduling models in semiconductor industry-PartII：Shop-Floor Control. IIE Transactions on Scheduling & Logistics, 44-55. Zhai, Y., Sun, S., Wang, J. and Wang, M. (2010). An effective bottleneck detection method for job shop. 2010 International Conference on Computing, Control and Industrial Engineering, Wuhan, 198-201.

指導教授

呂俊德(Jun-Der Leu)

審核日期

2019-6-24

推文