|| Alan C. Seabaugh and Qin Zhang, "Low-Voltage Tunnel Transistorsfor Beyond CMOS Logic," Proceedings of the IEEE, Vol. 98, No. 12, December 2010.|
 I.R. Committee, "International Roadmap for Devices and Systems," 2016 Edition. More Moore white paper.
 J. Appenzeller, Y.-M. Lin, J. Knoch and Ph. Avouris, "Band-to-Band Tunneling in Carbon Nanotube Field-Effect Transistors," The American Physical Society, Nov. 2004
 D. Cutaia, K. E. Moselund, H. Schmid, M. Borg, A. Olziersky and H. Riel, "Complementary III–V heterojunction lateral NW Tunnel FET technology on Si," Symp. on VLSI Tech., 2016.
 R. Bijesh, H. Liu, H. Madan, D. Mohata, W. Li, N. V. Nguyen, D. Gundlach, C.A. Richter, J. Maier, K. Wang, T. Clarke, J. M. Fastenau, D. Loubychev, W. K. Liu, V. Narayanan and S. Datta, "Demonstration of In0.9Ga0.1As/GaAs0.18Sb0.82 near broken-gap tunnel FET with ION=740μA/μm, GM=70μS/μm and gigahertz switching performance at VDS=0.5V," 2013 IEEE International Electron Devices Meeting, Washington, DC, 2013, pp. 28.2.1-28.2.4.
 S. Takagi and M. Takenaka, "III–V MOS device technologies for advanced CMOS and tunneling FET," 2016 Compound Semiconductor Week (CSW) Includes 28th International Conference on Indium Phosphide & Related Materials (IPRM) & 43rd International Symposium on Compound Semiconductors (ISCS), Toyama, 2016, pp. 1-2.
 T. Yu, J. T. Teherani, D. A. Antoniadis and J. L. Hoyt, "In0.53Ga0.47As/GaAs0.5Sb0.5 Quantum-Well Tunnel-FETs With Tunable Backward Diode Characteristics," IEEE Electron Device Letters, vol. 34, no. 12, pp. 1503-1505, Dec. 2013.
 Bijesh Rajamohanan, Rahul Pandey, Varistha Chobpattana, Canute Vaz, David Gundlach, Kin P. Cheung, John Suehle, Susanne Stemmer, and Suman Datta, "0.5 V Supply Voltage Operation of In0.65Ga0.35As/GaAs0.4Sb0.6 Tunnel FET," IEEE Electron Device Letters, vol. 36, no. 1, pp. 20-22, Jan. 2015.
 R. Pandey, H. Madan, H. Liu, V. Chobpattana, M. Barth, B. Rajamohanan, M. J. Hollander , T. Clark, K. Wang, J- H. Kim, D. Gundlach, K. P. Cheung , J. Suehle, R. Engel-Herbert, S. Stemmer and S. Datta, "Demonstration of p-type In0.7Ga0.3As/GaAs0.35Sb0.65 and n-type GaAs0.4Sb0.6/In0.65Ga0.35As complimentary heterojunction vertical Tunnel FETs for ultra-low power logic," Symp. on VLSI Tech., 2015.
 Q. Smets, A. S. Verhulst, S. El Kazzi, David Gundlach, Curt A. Richter, Anda Mocuta, Nadine Collaert, Aaron Voon-Yew Thean, Marc M. Heyns, "Calibration of the Effective Tunneling Bandgap in GaAsSb/InGaAs for Improved TFET Performance Prediction," IEEE Transactions on Electron Devices, vol. 63, no. 11, pp. 4248-4254, Nov. 2016.
 P. Y. Wang and Bing-Yue Tsui, "Six Ge1-x epitaxial tunnel layer structure for P-channel tunnel FET improvement," IEEE Transactions on Electron Devices, vol. 60, pp. 4098–4104, 2013
 Y. Morita, Takahiro Mori, Shinji Migita, Wataru Mizubayashi, Akihito Tanabe, Koichi Fukuda, Takashi Matsukawa, Kazuhiko Endo, Shinichi O’uchi, Yong Xun Liu, Meishoku Masahara and Hiroyuki Ota, "Performance Enhancement of Tunnel Field-Effect Transistors by Synthetic Electric Field Effect," IEEE Electron Device Letters, vol. 35, no. 7, pp. 792-794, July 2014.
 S. Sant and A. Schenk, "Methods to Enhance the Performance of InGaAs/InP Heterojunction Tunnel FETs," IEEE Transactions on Electron Devices, vol. 63, no. 5, pp. 2169-2175, May 2016.
 P. K. Dubey and B. K. Kaushik, "T-Shaped III-V Heterojunction Tunneling Field-Effect Transistor," IEEE Transactions on Electron Devices, vol. 64, no. 8, pp. 3120-3125, Aug. 2017.
 S. W. Kim, J. H. Kim, T. K. Liu, W. Y. Choi and B. Park, "Demonstration of L-Shaped Tunnel Field-Effect Transistors," IEEE Transactions on Electron Devices , vol. 63, no. 4, pp. 1774-1778, April 2016.
 J. H. Seo, Y. J. Yoon, H. G. Lee and I. M. Kang, "Design optimization InGaAs/GaAsSb-based heterojunction Gate-all-around (GAA) arch-shaped tunneling field-effect transistor (A-TFET)," 2018 International Conference on Electronics, Information, and Communication (ICEIC), Honolulu, HI, 2018, pp. 1-2.
 A. Beohar, A. P. Shah, N. Yadav and S. K. Vishvakarma, "Design of 3D cylindrical GAA-TFET based on germanium source with drain underlap for low power applications," 2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC), Hsinchu, 2017, pp. 1-2.
 Fan W. Chen et al., "Thickness Engineered Tunnel Field-Effect Transistors based on Phosphorene," IEEE Electron Device Letters, vol. pp, no.99, pp. 1 - 1, November 2016.
 J. Z. Huang, P. Long, M. Povolotskyi, G. Klimeck and M. J. W. Rodwell, "Scalable GaSb/InAs Tunnel FETs With Nonuniform Body Thickness," IEEE Transactions on Electron Devices, vol. 64, no. 1, pp. 96-101, Jan. 2017.
 S. Salahuddin and S. Datta, "Use of negative capacitance to provide voltage amplification for low power nanoscale devices," Nano Lett., vol. 8, no. 2, pp. 405–410, 2008.
 C. Hu, S. Salahuddin, C. Lin and A. Khan, "0.2V Adiabatic NC-FinFET with 0.6 mA/um Ion and 0.1 nA/um Ioff," Device Research Conference (DRC), pp. 39-40, 2015.
 Suman Datta (2015), "Negative Capacitance Ferroelectric Transistors: A Promising Steep Slope Device Candidate," https://nanohub.org/resources/23011
 M. Kobayashi, K. Jang, N. Ueyama and T. Hiramoto, "Negative Capacitance for Boosting Tunnel FET performance," IEEE Trans. on Nanotechnology, vol. 16, no. 2, pp. 253-258, March 2017
 M. H. Lee, J.-C. Lin, Y.-T. Wei, C.-W. Chen, W.-H. Tu, H.-K. Zhuang, M. Tang, "Ferroelectric negative capacitance hetero-tunnel field-effect-transistors with internal voltage amplification," IEEE International Electron Devices Meeting, 2013.
 E. O. Kane, "Theory of Tunneling," Journal of Applied Physics, vol. 32, no. 1, pp. 83–91, 1961.
 G. B. Beneventi, E. Gnani, A. Gnudi, S. Reggiani, and G. Baccarani, "Optimization of a pocketed dual-metal-gate TFET by means of TCAD simulations accounting for quantization-induced bandgap widening," IEEE Trans. Electron Devices, vol. 62, no. 1, pp. 44–51, Jan. 2015.
 New Semiconductor Materials
 New Semiconductor Materials
 Huichu Liu, Vijaykrishnan Narayanan, Suman Datta, Penn State III-V Tunnel FET Model Manual, 2015.
 H. Lin and V. P. Hu, "Device Designs and Analog Performance Analysis for Negative-Capacitance Vertical-Tunnel FET," 20th International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, USA, 2019, pp. 241-246.
 C.-T Wang and V. P. Hu, "Analysis of heterojunction GaAs1−xSbx/In1−yGayAs tunnel FETs considering line tunneling," 2018 7th International Symposium on Next Generation Electronics (ISNE), Taipei, 2018, pp. 1-4.
 K. Boucart and A. M. Ionescu, "Double gate tunnel FET with high-k gate dielectric," IEEE Transactions on Electron Devices, vol. 54, no. 7, pp. 1725–1733, 2007.
 L. Barboni, M. Siniscalchi and B. Sensale-Rodriguez, "TFET-Based Circuit Design Using the Transconductance Generation Efficiency gm/Id Method," in IEEE Journal of the Electron Devices Society, vol. 3, no. 3, pp. 208-216, May 2015.
 H.-H Lin and V. P.-H. Hu, "Device design of vertical nanowire III-V heterojunction TFETs for performance enhancement," 2018 7th International Symposium on Next Generation Electronics (ISNE), Taipei, 2018, pp. 1-4.