|| G. E. Moore, “Cramming More Components Onto Integrated Circuits,” Proceedings of the IEEE, Jan 1998.|
 M. Vertregt, “The analog challenge of nanometer CMOS,” Int’l Electron Devices Meeting, pp.1-8, Dec. 2006
 Fettweis, “Wave digital filters: Theory and practice,” Proceedings of the IEEE, vol. 74, no. 2, pp. 270–327, 1986.
 K. Meerkotter and R. Scholz, “Digital simulation of nonlinear circuits by wave digital filter principles,” IEEE Int’l Symp. on Circuits and Systems, pp. 720–723, 1989.
 H. Kutuk and S.-M. Kang, “A field-programmable analog array (FPAA) using switched-capacitor techniques,” in Proc. IEEE Int’l Symp. on Circuits and Systems, vol. 4, 1996, pp. 41-44, 1996.
 E. K. Lee and W. L. Hui, “A novel switched-capacitor based field-programmable analog array architecture,” in Field-Programmable Analog Arrays, Springer, pp. 33-50, 1998.
 E. K. Lee and P. G. Gulak, “A transconductor-based field-programmable analog array,” in Proc. IEEE Int’l Solid-State Circuits Conf., pp. 198-199, 1995.
 B. Pankiewicz, M. Wojcikowski, S. Szczepanski, and Y. Sun, “A field programmable analog array for CMOS continuous-time OTA-C filter applications,” IEEE J. Solid-State Circuits, vol. 37, no. 2, pp. 125-136, 2002.
 T. S. Hall, C. M. Twigg, J. D. Gray, P. Hasler, and D. V. Anderson, “Large-scale field-programmable analog arrays for analog signal processing,” IEEE Trans. on Circuits and Systems I: Regular Papers, vol. 52, no. 11, pp. 2298-2307, 2005.
 N. Suda & J. Suh & N. Hakim & Y. Cao & B. Bakkaloglu, “A 65 nm Programmable ANalog Device Array (PANDA) for Analog Circuit Emulation,” IEEE Transactions on Circuits and Systems I: Regular Papers, pp. 181-190, Jan 2016.
 D. Franken & J. Ochs & K. Ochs, "Generation of Wave Digital Structures for Connection Networks Containing Ideal Transformers," in Proc. IEEE Int. Symp. Circuits and System, vol.1, pp. III-240-III-243, June, 2003.
 Y.-S. Han, “A simulation platform for analog circuits using wave digital filters and Nonlinear MOS model,” National Central University, Taiwan, 2015.
 H.-P. Yang, “Automatic Construction and Scheduling of the Wave Digital Filter Structures for Analog Emulators,” National Central University, Taiwan, 2016.
 C.-H. Wang, “Nonlinear Transistor Model for WDF-Based Analog Emulators,” National Central University, Taiwan, 2016.
 W. Wu, Y.-L. Chen, Y. Ma, C.-N. Liu, J.-Y. Jou, S. Pamarti, and L. He, “Wave Digital Filter based Analog Circuit Emulation on FPGA,” IEEE Int’l Symp. on Circuit and Systems, May 2016.
 S.-Y. Pan, "A New Adaptor for WDF-Based Analog Emulator with Complicated Topology," National Central University, Taiwan, 2017
 T. Schwerdtfeger and A. Kummert, “A Multidimensional Signal processing approach to WDF with topology-related delay-free loops,” IEEE Int’l Conf. on Acoustics, Speech and Signal Processing (ICASSP), 2014.
 Xilinx, Inc., “Zynq-7000 All Programmable SoC Overview,” 2016 [Online].Available:https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
 M.-Y. Li, "Hardware Implementation of Analog Emulator Based on Wave Digital Filters," National Central University, Taiwan, 2017
 T. Shima, T. Sugawara, S. Moriyama, and H. Yamada, “Three-dimensional table look-up MOSFET model for precise circuit simulation,” IEEE J. Solid-State Circuits, vol. 17, no. 3, pp. 449-454, 1982.
 L.-S. Liu, “Fixed-Point Implementation of Wave Digital Filters for Analog Circuit Emulation,” National Central University, Taiwan, 2017
 J-X Tsai “On WDF Structure Synthesis and Simulation for Analog Circuit Emulation,” National Central University, Taiwan, 2019
 Yu Pu and Yajun “An Automated, Efficient and Static Bit-width Optimization Methodology Towards Maximum Bit-width-to-Error Tradeoff With Affine Arithmetic Model” 2006
 H-Y Chang “On Table Reduction for WDF based Analog Circuit Emulation on FPGA,” National Central University, Taiwan, 2018