參考文獻 |
[1]Universal Serial Bus Specification, Revision 3.1, USB-IO, 2013.
[2]Serial ATA International Organization, Serial ATA Revision 3.0, SATA-IO, 2009.
[3]PCI Express® Base Specification, Revision 4.0, PCI-SIG, 2014.
[4]Common Electrical I/O (CEI) – Electrical and Jitter Interoperability agreements for 6G+ bps, 11G+ bps, 25G+ bps I/O and 56G+bps IA, Revision 4.0, Common Electrical-IO,2017.
[5]B. Razavi, Design of Integrated Circuits for Optical Communications, 1st ed. New York, NY, USA: McGraw-Hill, 2003.
[6]N. Da Dalt and A. Sheikholeslami, Understanding Jitter and Phase Noise a Circuits and Systems Perspective, Cambridge, U.K.: Cambridge Univ. Press, 2018.
[7]Tektronix, “數位示波器的應用抖動(jitter)測量”.
[8]B. Razavi, Design of Analog CMOS Integrated Circuits, 2nd ed. New York, NY, USA: McGraw-Hill, 2017.
[9]R. Sarpeshkar, T. Delbruck and C. A. Mead, “White noise in MOS transistors and resistors,” IEEE Circuits and Devices Magazine, vol. 9, no. 6, pp. 23-29, Nov. 1993.
[10]Agilent Technologies, “Jitter Fundamentals: Agilent 81250 ParBERT Jitter Injection and Analysis Capabilities,” Application Note: 5988-9756EN, July 17, 2003
[11]孫世洋, “以符碼間干擾技術實現自適應等化器之5 Gbps半速率時脈與資料回復電路,” 碩士論文, 國立中央大學, 2016.
[12]N. Na, D. M. Dreps and J. A. Hejase, “DC wander effect of DC blocking capacitors on PCIe Gen3 signal integrity,” in Proc. IEEE 63rd Electronic Components and Technology Conference, Aug. 2013, pp. 2063-2068.
[13]Y. Wu, “An improved statistical analysis method for duty cycle distortion jitter analysis,” in Proc. IEEE International Symposium on Consumer Electronics (ISCE), Jul. 2013, pp. 31-32.
[14]N. Radhakrishnan, B. Achkir, J. Fan and J. L. Drewniak, “Stressed jitter analysis for physical link characterization,” in Proc. IEEE International Symposium on Electromagnetic Compatibility, Feb. 2010, pp. 568-572
[15]Maxim Integrated, “Choosing AC-coupling capacitors,” Application Note: HFAN-1.1, 2000.
[16]Agilent Technologies, “Finding sources of jitter with real-time jitter analysis,” 2008.
[17]項學華, “適用於多標準電子設備且具相位補償技術之全數位展頻時脈產生器,” 碩士論文, 國立中央大學, 2019.
[18]Tektronix, “Understanding and characterizing timing jitter”.
[19]SHF Communication Technologies AG, “Application note AN-jitter-1-jitter analysis using SHF 10000 series bit error rate testers,” 2005.
[20]Agilent Technologies, “Measuring jitter in digital systems,” Application Note 1448-1.
[21]H.-J. Jeon, R. Kulkarni, Y.-C. Lo, J. Kim, and J. Silva-Martinez, “A bang-bang clock and data recovery using mixed mode adaptive loop gain strategy,” IEEE Journal of Solid-State Circuits, vol. 48, no. 6, pp. 1398-1415, Jun. 2013.
[22]鄭宇亨, “具資料獨立相位追蹤補償技術之10 Gbps 半速率時脈與資料回復電路,”碩士論文, 國立中央大學, 2018. [23] M. Talegaonkar, R. Inti and P. K. Hanumolu, “Digital clock and data recovery circuit design: challenges and tradeoffs,” in Proc. IEEE Custom Integrated Circuits Conference (CICC), Oct. 2011, pp. 1-8.
[24]鄭柏旻, “具電容放大技術和自適應迴路增益控制器之5 Gbps雙路徑時脈與資料回復電路,” 碩士論文, 國立中央大學, 2017.
[25]J.-H. Yoon, S.-W. Kwon and H.-M. Bae, “A DC-to-12.5 Gb/s 9.76 mW/Gb/s all-rate CDR with a single LC VCO in 90 nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 52, no. 3, pp. 856-866, Mar. 2017.
[26]陳廷宗, “具自適應增益調整之時脈與資料回復電路,” 碩士論文, 國立中央大學, 2015.
[27]D.-H. Kwon, M. Kim, S.-G. Kim and W.-Y. Choi, “A 32-Gb/s PAM-4 quarter-rate clock and data recovery circuit with an input slew-rate tolerant selective transition detector,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 66, no. 3, pp. 362-366, Mar. 2019.
[28]劉威廷, “具對稱波偵測器之10 Gbps全速率四階脈波振幅調變資料與時脈回復電路,” 碩士論文, 國立中央大學, 2019.
[29]P. Liu, J. Guo and Y. Jiang, “Half baud-rate, low BER PAM-4 CDR based on SS-MMSE algorithm,” Electron. Letters, vol. 52, no. 25, pp. 2036-2038, Dec. 2016.
[30]N. Qi et al., “A 51Gb/s, 320mW, PAM4 CDR with baud-rate sampling for high-speed optical interconnects,” in Proc. IEEE Asian Solid-State Circuits Conf. (ASSCC), Nov. 2017, pp. 89-92.
[31]A. Roshan-Zamir et al., “A 56-Gb/s PAM4 receiver with low-overhead techniques for threshold and edge-based DFE FIR- and IIR-tap adaptation in 65-nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 54, no. 3, pp. 672-684, Mar. 2019.
[32]P.-J. Peng, J.-F. Li, L.-Y. Chen and J. Lee, “A 56Gb/s PAM-4/NRZ transceiver in 40nm CMOS,” in Proc. IEEE International Solid-State Circuits Conference (ISSCC), Mar. 2017, pp. 110-111.
[33]J. Lee, “Communication integrated circuit”
[34]劉深淵, 楊清淵, 鎖相迴路, 滄海書局, 2006.
[35]J. Lee, K. S. Kundert, and B. Razavi, “Analysis and modeling of bang-bang clock and data recovery circuits,” IEEE Journal of Solid-State Circuits, vol. 39, no. 9, pp.1571-1580, Sept. 2004.
[36]B. Nikolic et al., “Improved sense-amplifier-based flip-flop: design and measurements, ” IEEE Journal of Solid-State Circuits, vol. 35, no. 6, pp. 876-884, Jun. 2000.
[37]J. Lee and K.-C. Wu, “A 20-Gb/s full-rate linear clock and data recovery circuit with automatic frequency acquisition,” IEEE Journal of Solid-State Circuits, vol. 44, no. 12, pp. 3590-3602, Dec. 2009.
[38]Y.-H Kwak, Y. Kim, S. Hwang and C. Kim, “A 20 Gb/s clock and data recovery with a ping-pong delay line for unlimited phase shifting in 65 nm CMOS process,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 60, no. 2, pp. 303-313, Feb. 2013.
[39]K. Park et al., “A 4–20-Gb/s 1.87-pJ/b continuous-rate digital CDR circuit with unlimited frequency acquisition capability in 65-nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 56, no. 5, pp. 1597-1607, May 2021. |