參考文獻 |
[1] A. V. Karthik and J. Roychowdhury, "ABCD-L: Approximating continuous linear systems using Boolean models," in Proceedings of the 50th Annual Design Automation Conference, pp. 1–9, May 2013.
[2] R. A. Rutenbar, "Design automation for analog: The next generation of tool challenges," Proceedings of IEEE/ACM International Conference, pp. 458–460, Nov. 2009.
[3] M. Vertregt, “The analog challenge of nanometer CMOS,” Int’l Electron Devices Meeting, pp.1-8, Dec. 2006
[4] W. Wu, Y.-L. Chen, Y. Ma, C.-N. Liu, J.-Y. Jou, S. Pamarti, and L. He, “Wave Digital Filter based analog circuit emulation on FPGA,” IEEE Int’l Symp. on Circuit and Systems, May 2016.
[5] Fettweis, “Wave digital filters: Theory and practice,” Proceedings of the IEEE, vol. 74, no. 2, pp. 270–327, 1986.
[6] K. Meerkotter and R. Scholz, “Digital simulation of nonlinear circuits by wave digital filter principles,” IEEE Int’l Symp. on Circuits and Systems, pp. 720–723, 1989.
[7] H. Kutuk and S.-M. Kang, “A field-programmable analog array (FPAA) using switched-capacitor techniques,” in Proc. IEEE Int’l Symp. on Circuits and Systems, vol. 4, 1996, pp. 41-44, 1996.
[8] E. K. Lee and W. L. Hui, “A novel switched-capacitor based field-programmable analog array architecture,” in Field-Programmable Analog Arrays, Springer, pp. 33-50, 1998.
[9] E. K. Lee and P. G. Gulak, “A transconductor-based field-programmable analog array,” in Proc. IEEE Int’l Solid-State Circuits Conf., pp. 198-199, 1995.
[10] B. Pankiewicz, M. Wojcikowski, S. Szczepanski, and Y. Sun, “A field programmable analog array for CMOS continuous-time OTA-C filter applications,” IEEE J. Solid-State Circuits, vol. 37, no. 2, pp. 125-136, 2002.
[11] T. S. Hall, C. M. Twigg, J. D. Gray, P. Hasler, and D. V. Anderson, “Large-scale field-programmable analog arrays for analog signal processing,” IEEE Trans. on Circuits and Systems I: Regular Papers, vol. 52, no. 11, pp. 2298-2307, 2005.
[12] N. Suda & J. Suh & N. Hakim & Y. Cao & B. Bakkaloglu, “A 65 nm Programmable ANalog Device Array (PANDA) for Analog Circuit Emulation,” IEEE Transactions on Circuits and Systems I: Regular Papers, pp. 181-190, Jan 2016.
[13] S.-Y. Pan, "A new adaptor for WDF-based analog emulator with complicated topology," National Central University, Taiwan, 2017.
[14] C.-H. Wang, “Nonlinear Transistor Model for WDF-Based Analog Emulators,” National Central University, Taiwan, 2016.
[15] Shatkay, H., Zdonik, S. B, “Approximate queries and representations for large data sequences,” Proceedings of the Twelfth International Conference on, New Orleans, LA, pp. 536-545, 1996.
[16] M.-L. Li, " Resource optimization for hardware generation of WDF-based circuit emulators" National Central University, Taiwan, 2019
[17] J-X Tsai “On WDF Structure Synthesis and Simulation for Analog Circuit Emulation,” National Central University, Taiwan, 2019
[18] H-Y Chang, “On Table Reduction for WDF based Analog Circuit Emulation on FPGA,” National Central University, Taiwan, 2018
[19] Y.-S. Han, “A simulation platform for analog circuits using wave digital filters and nonlinear MOS model,” National Central University, Taiwan, 2015.
[20] H.-P. Yang, “Automatic construction and scheduling of the Wave Digital Filter structures for analog emulators,” National Central University, Taiwan, 2016.
[21] W. Wu, Y.-L. Chen, Y. Ma, C.-N. Liu, J.-Y. Jou, S. Pamarti, and L. He, “Wave Digital Filter based analog circuit emulation on FPGA,” IEEE Int’l Symp. on Circuit and Systems, May 2016.
[22] B. J. Sheu, D. L. Scharfetter, P.-K. Ko, and M.-C. Jeng, “Bsim: Berkeley short-channel IGFET model for MOS transistors,” IEEE J. Solid-State Circuits, vol. 22, no. 4, pp. 558–566, 1987.
[23] T. Shima, T. Sugawara, S. Moriyama, and H. Yamada, “Three-dimensional table look-up MOSFET model for precise circuit simulation,” IEEE J. Solid-State Circuits, vol. 17, no. 3, pp. 449-454, 1982.
[24] Xilinx, Inc., “Zynq-7000 All programmable SoC overview,” 2016 [Online].Available:https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf |