參考文獻 |
[1] V. Goiffon, T. Bilba, T. Deladerriere, G. Beaugendre, A. Le Roch, A. Dion, C. Virmontois, J.-M. Belloir, M. Gaillardin, A. Jay, and P. Paillet, “Radiation-induced variable retention time in dynamic random access memories,” IEEE Transactions on Nuclear Science, vol. 67, no. 1, pp. 234–244, 2020.
[2] G. H. Loh, “3D-stacked memory architectures for multi-core processors,” in Proc. Interna- tional Symposium on Computer Architecture (ISCA), 2008, pp. 453–464.
[3] C. Weis, I. Loi, L. Benini, and N. Wehn, “Exploration and optimization of 3-D integrated DRAM subsystems,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 4, pp. 597–610, 2013.
[4] A. Avizienis, J.-C. Laprie, B. Randell, and C. Landwehr, “Basic concepts and taxonomy of dependable and secure computing,” IEEE Transactions on Dependable and Secure Comput- ing, vol. 1, no. 1, pp. 11–33, 2004.
[5] R. Baumann, “Soft errors in advanced computer systems,” IEEE Design & Test of Computers, vol. 22, no. 3, pp. 258–266, 2005.
[6] V. Sridharan and D. Liberty, “A study of DRAM failures in the field,” in Proc. International Conference on High Performance Computing, Networking, Storage and Analysis, 2012, pp. 1–11.
[7] Restle, Park, and Lloyd, “DRAM variable retention time,” in Proc. International Technical Digest on Electron Devices Meeting (IEDM), 1992, pp. 807–810.
[8] Y.-j. Huang, D.-m. Chang, and J.-f. Li, “A built-in redundancy-analysis scheme for self- repairable rams with two-level redundancy,” in Proc. IEEE International Symposium on De- fect and Fault Tolerance in VLSI Systems (DFT), 2006, pp. 362–370.
[9] K. Cho, Y.-W. Lee, S. Seo, and S. Kang, “An efficient BIRA utilizing characteristics of spare pivot faults,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 38, no. 3, pp. 551–561, 2019.
[10] M. Lv, H. Sun, Q. Ren, B. Yu, J. Xin, and N. Zheng, “Logic-DRAM co-design to exploit the efficient repair technique for stacked DRAM,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 62, no. 5, pp. 1362–1371, 2015.
[11] C.-T. Huang, C.-F. Wu, J.-F. Li, and C.-W. Wu, “Built-in redundancy analysis for memory yield improvement,” IEEE Transactions on Reliability, vol. 52, no. 4, pp. 386–399, 2003.
[12] W. Jeong, I. Kang, K. Jin, and S. Kang, “A fast built-in redundancy analysis for memories with optimal repair rate using a line-based search tree,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 17, no. 12, pp. 1665–1678, 2009.
[13] J. Kim, W. Lee, K. Cho, and S. Kang, “Hardware-efficient built-in redundancy analysis for memory with various spares,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 3, pp. 844–856, 2017.
[14] S.-K. Lu, C.-L. Yang, Y.-C. Hsiao, and C.-W. Wu, “Efficient BISR techniques for embedded memories considering cluster faults,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 2, pp. 184–193, 2010.
[15] T.-W. Tseng, J.-F. Li, and C.-C. Hsu, “ReBISR: A reconfigurable built-in self-repair scheme for random access memories in SOCs,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 6, pp. 921–932, 2010.
[16] C.-S. Hou, Y.-X. Chen, J.-F. Li, C.-Y. Lo, D.-M. Kwai, and Y.-F. Chou, “A built-in self-repair scheme for DRAMs with spare rows, columns, and bits,” in Proc. IEEE International Test Conference (ITC), 2016, pp. 1–7.
[17] T. Li, Y. Han, X. Liang, H.-H. S. Lee, and L. Jiang, “Fault clustering technique for 3D memory BISR,” in Proc. Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, pp. 560–565.
[18] W. Kang, C. Lee, H. Lim, and S. Kang, “Optimized built-in self-repair for multiple memo- ries,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 6, pp. 2174–2183, 2016.
[19] T. Kawagoe, J. Ohtani, M. Niiro, T. Ooishi, M. Hamada, and H. Hidaka, “A built-in self- repair analyzer (CRESTA) for embedded DRAMs,” in Proc. International Test Conference (ITC), 2000, pp. 567–574.
[20] W. Jeong, J. Lee, T. Han, K. Lee, and S. Kang, “An advanced BIRA for memories with an optimal repair rate and fast analysis speed by using a branch analyzer,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 29, no. 12, pp. 2014–2026, 2010.
[21] M. Lv, H. Sun, J. Xin, and N. Zheng, “Efficient repair analysis algorithm exploration for memory with redundancy and in-memory ECC,” IEEE Transactions on Computers, vol. 70, no. 5, pp. 775–788, 2021.
[22] S. Kwon, Y. H. Son, and J. H. Ahn, “Understanding DDR4 in pursuit of in-DRAM ECC,” in Proc. International SoC Design Conference (ISOCC), 2014, pp. 276–277.
[23] M. Patel, J. S. Kim, H. Hassan, and O. Mutlu, “Understanding and modeling on-die error correction in modern DRAM: An experimental study using real devices,” in Proc. IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), 2019, pp. 13–25.
[24] H. Lee, Y. Yoo, S. H. Shin, and S. Kang, “ECMO: ECC architecture reusing content- addressable memories for obtaining high reliability in DRAM,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 30, no. 6, pp. 781–793, 2022.
[25] T.-H. Wu, P.-Y. Chen, M. Lee, B.-Y. Lin, C.-W. Wu, C.-H. Tien, H.-C. Lin, H. Chen, C.-N. Peng, and M.-J. Wang, “A memory yield improvement scheme combining built-in self-repair and error correction codes,” in Proc. IEEE International Test Conference (ITC), 2012, pp. 1–9.
[26] D. Han, H. Lee, S. Lee, and S. Kang, “ECC-aware fast and reliable pattern matching re- dundancy analysis for highly reliable memory,” IEEE Access, vol. 9, pp. 133 274–133 288, 2021.
[27] C.-L. Su, Y.-T. Yeh, and C.-W. Wu, “An integrated ECC and redundancy repair scheme for memory reliability enhancement,” in Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT), 2005, pp. 81–89.
[28] S.-K. Lu, C.-J. Tsai, and M. Hashizume, “Integration of hard repair techniques with ECC for enhancing fabrication yield and reliability of embedded memories,” in Proc. IEEE Asian Test Symposium (ATS), 2015, pp. 49–54.
[29] G. Mayuga, Y. Yamato, T. Yoneda, M. Inoue, and Y. Sato, “An ECC-based memory architec- ture with online self-repair capabilities for reliability enhancement,” in Proc. IEEE European Test Symposium (ETS), 2015, pp. 1–6.
[30] M. K. Qureshi, D.-H. Kim, S. Khan, P. J. Nair, and O. Mutlu, “AVATAR: A variable-retention- time (VRT) aware refresh for DRAM systems,” in Proc. IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), 2015, pp. 427–437.
[31] H. Kwon, K. Kim, D. Jeon, and K.-S. Chung, “Reducing refresh overhead with in-DRAM error correction codes,” in Proc. International SoC Design Conference (ISOCC), 2021, pp. 211–214.
[32] Y.-F. Chou, D.-M. Kwai, M.-D. Shieh, and C.-W. Wu, “Reactivation of spares for off-chip memory repair after die stacking in a 3-D IC with TSVs,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 60, no. 9, pp. 2343–2351, 2013.
[33] C. Lee, W. Kang, D. Cho, and S. Kang, “A new fuse architecture and a new post-share redundancy scheme for yield enhancement in 3-D-stacked memories,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 33, no. 5, pp. 786–797, 2014.
[34] C.-C. Yang, J.-F. Li, Y.-C. Yu, K.-T. Wu, C.-Y. Lo, C.-H. Chen, J.-S. Lai, D.-M. Kwai, and Y.-F. Chou, “A hybrid built-in self-test scheme for DRAMs,” in Proc. VLSI Design, Automation and Test (VLSI-DAT), 2015, pp. 1–4.
[35] Y. Liu, P. Ren, D. Wang, L. Zhou, Z. Ji, J. Liu, R. Wang, and R. Huang, “New insight into the aging induced retention time degraded of advanced DRAM technology,” in Proc. IEEE International Reliability Physics Symposium (IRPS), 2022, pp. 6B.2–1–6B.2–6.
[36] R.-F. Huang, J.-C. Yeh, J.-F. Li, and C.-W. Wu, “Raisin: Redundancy analysis algorithm simulation,” IEEE Design & Test of Computers, vol. 24, no. 4, pp. 386–396, 2007.
|