| 摘要(英) |
Wireless network (Wi-Fi) came out at the beginning of the 21st century. However, it has rapidly developed to IEEE 802.11ax (Wi-Fi 6) in the past two decades. The FCC in the United States has opened the area around 6 GHz (5.925-7.125 GHz) in 2020. A new frequency band with a bandwidth of 1.2 GHz. The Wi-Fi standard that can support 6-GHz license-free is called Wi-Fi 6E. Therefore, the development of wireless transceivers and frequency synthesizers supporting this frequency band is necessary. Due to the rapid development of radio frequency circuits and the continuous improvement of operating frequencies, injection-locked frequency dividers have already played a pivotal role in frequency synthesizers. The intended application of this rack purchase is to design the voltage-controlled oscillator at twice the frequency of the earthquake, followed by a frequency divider divided by two, and the output of the frequency divider is the signal of the earthquake. In this thesis, we analyze a dual-mixing technique that directly injects and locks the frequency divider, and simulates and implements it, and finally the needle is used to obtain the measurement result.
Injection-locked frequency dividers are mainly divided into tail injection and direct injection. Because the direct injection architecture is easier to achieve the effect of broadband, it is currently widely used, but its architecture is an asymmetric architecture, so we refer to a symmetric architecture The divide-by-two injection-locked frequency divider is analyzed and implemented. We hope that we can start from this architecture and look for the characteristics and trends of this architecture through the characteristics of each component, so as to facilitate future design. In Chapter 2, the dual-mixing technology we used directly injects into the circuit architecture of the locked frequency divider. The circuit is analyzed. First, start with the passive components in the TSMC 0.18-um CMOS process model and the inductance of the center-tapped inductor. The three inductors with different line widths in the process model are all adjusted to a few specific inductance values. The Q value is recorded to facilitate subsequent analysis. After the inductance analysis, make another LC-tank interleaved coupling oscillator and use the previous pole specifications to simulate. We started the simulation from the smallest possible transistor size, and gradually increased the size of the transistor, collecting simulation data for graphing. From the oscillator to the frequency divider to the frequency divider, finally the circuit performance is improved through the resonance inductance. We discovered the trend of the components in each architecture, as well as the overall impact, and found the direction of optimization. In the future, similar architectures can use transmission line resonance to design and implement circuits when operating at high frequencies.
In Chapter 3, we will directly inject the dual-mixing technology of the 6-GHz unlicensed frequency band of this paper into the locking divider. The goal is that the output frequency band can cover 5.925-7.125 GHz (the input is 11.85-14.25 GHz). This topic refers to the divide-by-two architecture in [1]. The advantage of this architecture lies in the symmetrical architecture and dual-mixing technique. In the measurement results, the locked bandwidth is 11.0-15.6 GHz (35.4 %), the output power is greater than -5 dBm at the required frequency (11.5-14.5 GHz), and the DC power consumption is less than 3.9 mW. Finally The FoM is 9.07%/mW. Compared with other divide-by-two injection-locked frequency dividers in the literature, it has a good locking bandwidth, and the performance is above-average.
This thesis concludes in the fourth chapter. We will make a comprehensive analysis of the circuit of this topic and use the characteristics of each component to find the direction that can be improved. Finally, through the resonance inductance, the problem of input signal loss at the input end is improved. The next chapter designs and implements an injection-locked divider for the 6-GHz unlicensed frequency band, and ends with actual measurement results and comparisons. |
| 參考文獻 |
[1] H. T. C. Chen and H. Wang, “Design and analysis of CMOS frequency dividers with wide input locking ranges,” IEEE Transactions on Microwave Theory and Techniques, vol. 57, no. 12, pp. 3060–3069, May 2009.
[2] H. R. Rategh and T. H. Lee, “Superharmonic injection-locked frequency dividers,” IEEE Journal of Solid-State Circuits, vol. 34, no. 6, pp. 813–821, Jun. 1999.
[3] H. Wu and A. Hajimiri, “A 19 GHz 0.5 mW 0.35 /spl mu/m CMOS frequency divider with shunt-peaking locking-range enhancement,” IEEE International Solid-State Circuits Conference. Digest of Technical Papers, pp. 412–413, 2001.
[4] M. Tiebout, “A CMOS direct injection-locked oscillator topology as highfrequency low-power frequency divider,” IEEE Journal of Solid-State Circuits, vol. 39, no. 7, pp. 1170–1174, July 2004.
[5] J.-C. Chien and L.-H. Lu, “40 GHz wide-locking range regenerative frequency
divider and low-phase-noise balanced VCO in 0.18-µm CMOS,” IEEE International Solid-State Circuits Conference. Digest of Technical Papers, pp. 544–545, Feb. 2007.
[6] F. E. et al, “30-40-GHz drain-pumped passive-mixer MMIC fabricated on VLSI
SOI CMOS technology,” IEEE Transactions on Microwave Theory and Techniques, vol. 52, no. 5, pp. 1382–1391, May 2004.
[7] A. H. Darsinooieh and O. Palamutcuoglu, “On the theory and design of subharmonically drain pumped microwave MESFET distributed mixers,” Mediterranean Electrotechnical Conference on Industrial Applications in Power Systems, Computer Science and Telecommunications, vol. 1, pp. 595–598, May 1996.
[8] M. Jalalifar and G. Byun, “A K-band divide-by-five injection-locked frequency divider using a near-threshold VCO,” IEEE Microwave and Wireless Components Letters, vol. 24, no. 12, pp. 881–883, Dec. 2014.
[9] S. Jang, W. Lai, Y. Ciou, J. C. Hou, and J. Syu, “Divide-by-2 injection-locked frequency dividers using the electric-field coupling dual-resonance resonator,”
IEEE Transactions on Microwave Theory and Techniques, vol. 68, no. 3, pp. 844–853, March 2020.
[10] B. Razavi, “A study of injection locking and pulling in oscillators,” IEEE Journal of Solid-State Circuits, vol. 39, no. 9, pp. 1415–1424, Sep. 2004.
[11] A. Orzati, F. Robin, H. Benedikter, and W. Bächtold, “A V-band up-converting InP HEMT active mixer with low LO-power requirements,” IEEE Microwave
and Wireless Components Letters, vol. 13, pp. 202–204, June 2003.
[12] A. Hajimiri and T. H. Lee, “A general theory of phase noise in electrical oscillators,” IEEE Journal of Solid-State Circuits, vol. 33, no. 2, pp. 179–194, Feb. 1998.
[13] B. Razavi, “RF Microelectronics,” Prentice-Hall, 1998.
[14] J. Wu, C. Tu, S. Chen, C. Chen, H. Hsiao, and D. Chang, “Low power consumption and wide locking range triple-injection-locked frequency divider by two,” Asia-Pacific Microwave Conference, pp. 1–3, Dec. 2015.
[15] H. Zheng and H.-C. Luong, “Ultra-low-voltage 20-GHz frequency dividers using transformer feedback in 0.18-µm CMOS process,” IEEE Journal of Solid-State
Circuits, vol. 43, no. 10, pp. 2293–2302, Oct. 2008.
[16] S. Jang, R. Yang, C. Chang, and M. Juang, “Multi-modulus LC injection-locked frequency dividers using single-ended injection,” IEEE Microwave and Wireless
Components Letters, vol. 19, no. 5, pp. 311–313, May 2009.
[17] T. Shibasaki, H. Tamura, K. Kanda, H. Yamaguchi, J. Ogawa, and T. Kuroda, “20-GHz quadrature injection-locked LC dividers with enhanced locking range,”
IEEE Journal of Solid-State Circuits, vol. 43, no. 3, pp. 610–618, March 2008. |
[Endnote RIS 格式]
[相關文章]
[文章引用]
[完整記錄]
[館藏目錄]
[檢視]
plurk
funp
live
udn
HD
myshare
netvibes
friend
youpush
delicious
baidu
Google bookmarks
del.icio.us
hemidemi
facebook
twitter
google
reddit