參考文獻 |
[1] VESA DisplayPort Standard, Version 2.0, Jun. 2019.
[2] Universal Serial Bus 4 Specification, Version 1.0, May 2021.
[3] Serial ATA Specification, Revision 3.5a, SATA-IO, Mar. 2021.
[4] PCI Express Base Specification, Revision 6.0, Version 1.0, PCI-SIG, Jan. 2022.
[5] 孫世洋, “以符碼間干擾偵測技術實現自適應等化器之5 Gbps半速率時脈與資料回復電路,” 碩士論文, 國立中央大學, 2016.
[6] Behzad Razavi, Design of Integrated Circuits for Optical Communications. McGraw-Hill: Behzad Razavi, 2003.
[7] A. X. Widmer, and P. A. Franaszek,”A DC-balanced, partitioned-block, 8b/10b reansmission code,” IBM J. Res and Develop., vol. 27, pp. 440-451, Sep. 1983.
[8] F. T. Ulaby and U. Ravaioli, Transmission Lines, in Fundamentals of Applied Electromagnetics, 6th ed. United Kingdom: Pearson, 2015, ch. 2, pp. 62-134.
[9] S. H. Hall, G. W. Hall, and J. A. McCall, High-speed digital system design-Ahandbook of interconnect theory and design practices, John-Wiley, 1st ed., 2002
[10] J. C. Rautio and V. Demir, "Microstrip conductor loss models for electromagnetic analysis," in IEEE Transactions on Microwave Theory and Techniques, vol. 51, no. 3, pp. 915-921, March 2003.
[11] 吳瑞北.(2019) Electric Properties of Dielectrics [PDF].Available: http://cc.ee.ntu.edu.tw/~rbwu/rapid_content/course/highspeed/SI6_Dielectric.pdf.
[12] Tektronix, “數位示波器的應用抖動(jitter)測量”.
[13] R. Sarpeshkar, T. Delbruck and C. A. Mead, “White noise in MOS transistors and resistors,” IEEE Circuits and Devices Magazine, vol. 9, no. 6, pp. 23-29, Nov. 1993.Agilent Technologies, “Finding sources of jitter with real-time jitter analysis,” 2008.
[14] Agilent Technologies, “Jitter Fundamentals: Agilent 81250 ParBERT Jitter Injection and Analysis Capabilities,” Application Note: 5988-9756EN, July 17, 2003.
[15] Agilent Technologies, “Finding sources of jitter with real-time jitter analysis,” 2008.
[16] N. Na, D. M. Dreps and J. A. Hejase, “DC wander effect of DC blocking capacitors on PCIe Gen3 signal integrity,” in Proc. IEEE 63rd Electronic Components and Technology Conference, May 2013, pp. 2063-2068.
[17] 黃清和, 具可補償19-40 dB 通道衰減之20 Gbps 接收端自適應等化器,” 碩士論文, 國立中央大學, 2022.
[18] Altera Corporation, “Deterministic Jitter (DJ) Definition and Measurement,” 2009.
[19] Maxim, “Optical receiver performance evaluation”.
[20] J.-S Choi, M.-S Hwang, and D.-K. Jeong, “A 0.18-µm CMOS 3.5-Gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method,” IEEE J.Solid-State Circuits, vol. 39, no. 3, pp.419-425, Mar. 2004.
[21] C. A. Belfiore and J. John H. Park, “Decision Feedback Equalization,” Proceedings of the IEEE, vol. 67, pp. 1143-1156, Aug. 1979.
[22] A. Agrawal, J. Bulzacchelli, T. Dickson, Y. Liu, J. Tierno and D. Friedman, “A 19Gb/s serial link receiver with both 4-tap FFE and 5-tap DFE functions in 45nm SOI CMOS,” IEEE J. Solid-State Circuits, vol. 47, no. 12, pp. 3220–3231, Dec. 2012.
[23] J. Lee, "A 20-Gb/s Adaptive Equalizer in 0.13-µm CMOS Technology," in IEEE Journal of Solid-State Circuits, vol. 41, no. 9, pp. 2058-2066, Sept. 2006.
[24] K. -H. Cheng, Y. -C. Tsai, Y. -H. Wu and Y. -F. Lin, "A 5-Gb/s Inductorless CMOS Adaptive Equalizer for PCI Express Generation II Applications," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 57, no. 5, pp. 324-328, May 2010.
[25] J. F. Bulzacchelli et al., "A 28-Gb/s 4-Tap FFE/15-Tap DFE Serial Link Transceiver in 32-nm SOI CMOS Technology," in IEEE Journal of Solid-State Circuits, vol. 47, no. 12, pp. 3232-3248, Dec. 2012.
[26] B. Kim et al., "A 10-Gb/s Compact Low-Power Serial I/O With DFE-IIR Equalization in 65-nm CMOS", IEEE J. Solid-State Circuits, vol. 44, pp. 3526-3538, Dec. 2009.
[27] 陳紫宜, “具高通濾波補償之10 Gb/s 全速率自適應四階脈波振幅調變等化器,” 碩士論文, 國立中央大學, 2019.
[28] S. Haykin, “Wiener Filters,” in Adaptive Filter Theory, 5th ed., United Kingdom: Pearson, 2012, ch. 2, pp. 90-122.
[29] 陳俊諺, “以逼零演算法實現無外部校正之單一自適應系統之5 Gbps 全速率連續 時間線性等化器與決策回授等化器,” 碩士論文, 國立中央大學, 2018.
[30] T. O. Dickson, J. F. Bulzacchelli and D. J. Friedman, "A 12-Gb/s 11-mW Half-Rate Sampled 5-Tap Decision Feedback Equalizer With Current-Integrating Summers in 45-nm SOI CMOS Technology," in IEEE Journal of Solid-State Circuits, vol. 44, no. 4, pp. 1298-1305, April 2009.
[31] R. Bai, S. Palermo and P. Y. Chiang, "2.5 A 0.25pJ/b 0.7V 16Gb/s 3-tap decision-feedback equalizer in 65nm CMOS," 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, USA, 2014, pp. 46-47.
[32] Keysight, “M8048A ISI Channels - Data Sheet”.
[33] J. W. Jung and B. Razavi, “A 25 Gb/s 5.8 mW CMOS equalizer,” IEEE J. Solid-State Circuits, vol. 50, no. 2, pp. 515-526, Feb. 2015.
[34] S. Shahramian and A. Chan Carusone, "A 0.41 pJ/Bit 10 Gb/s Hybrid 2 IIR and 1 Discrete-Time DFE Tap in 28 nm-LP CMOS," in IEEE Journal of Solid-State Circuits, vol. 50, no. 7, pp. 1722-1735, July 2015.
[35] K. -Y. Chen, W. -Y. Chen and S. -I. Liu, “A 0.31-pJ/bit 20-Gb/s DFE with 1 discrete tap and 2 IIR filters feedback in 40-nm-LP CMOS,” IEEE Trans. Circuits Syst. II: Exp. Briefs, vol. 64, no. 11, pp. 1282-1286, Nov. 2017.
[36] D. Lee, D. Lee, Y. -H Kim, and L. -S Kim,” A 0.9-V 12-Gb/s Two-FIR Tap Direct DFE With Feedback-Signal Common-Mode Control,” IEEE Transactions On Very Large Scale Integration (VLSI) Systems, vol. 27, no. 3, pp. 724–728, Mar. 2019.
[37] D. Z. Turker, A. Rylyakov, D. Friedman, S. Gowda, and E. Sanchez-Sinencio, “A 10.8 Gb/s Quarter-Rate 1 FIR 1 IIR Direct DFE With Non-Time-Overlapping Data Generation for 4:1 CMOS Clockless Multiplexer,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 67, no. 1, pp. 216–217, Jun. 2020.
[38] S. Shahramian, B. Dehlaghi, and A. C. Carusone, “A 16Gb/s 1 IIR + 1 DT DFE Compensating 28dB Loss with Edge-Based Adaptation Converging in 5μs,” IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3547-3559, Dec. 2016.
[39] Y.-H Kim, Y. -J Kim, T. -H Lee, and L. -S Kim, “A 21 Gbit/s 1.63-pJ/bit adaptive CTLE and one-tap DFE with single loop spectrum balancing method,” IEEE Transactions On Very Large Scale Integration (VLSI) Systems, vol. 21, no. 2, pp.789–793, Feb. 2016.
[40] Y. -H. Tu, K. -H. Cheng, M. -J. Lee and J. -C. Liu, "A Power-Saving Adaptive Equalizer With a Digital-Controlled Self-Slope Detection," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 65, no. 7, pp. 2097-2108, July 2018.
[41] Y. Choi, Y. Lee, and C. Kim, “A 0.99-pJ/b 15-Gb/s Counter-Based Adaptive Equalizer Using Single Comparator in 28-nm CMOS,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 68, no. 10, Oct. 2021. |