參考文獻 |
[1] 劉深淵,楊清淵, 鎖相迴路, 滄海書局, 2006.
[2] X. Gao, E. A. M. Klumperink, M. Bohsali and B. Nauta, "A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by N2 ," IEEE Journal of Solid-State Circuits, vol. 44, no. 12, pp. 3253-3263, Dec. 2009.
[3] X. Gao, E. A. M. Klumperink, G. Socci, M. Bohsali and B. Nauta, "Spur Reduction Techniques for Phase-Locked Loops Exploiting A Sub-Sampling Phase Detector," IEEE Journal of Solid-State Circuits, vol. 45, no. 9, pp. 1809-1821, Sept. 2010.
[4] D. -G. Lee and P. P. Mercier, "A Sub-mW 2.4-GHz Active-Mixer-Adopted Sub-Sampling PLL Achieving an FoM of −256 dB," IEEE Journal of Solid-State Circuits, vol. 55, no. 6, pp. 1542-1552, June 2020.
[5] M Z. Huang, B. Jiang and H. C. Luong, "A 2.1-GHz Third-Order Cascaded PLL With Sub-Sampling DLL and Clock-Skew-Sampling Phase Detector," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 65, no. 7, pp. 2118-2126, July 2018.
[6] J. Gong, E. Charbon, F. Sebastiano and M. Babaie, "A Low-Jitter and Low-Spur Charge-Sampling PLL," IEEE Journal of Solid-State Circuits, vol. 57, no. 2, pp. 492-504, Feb. 2022.
[7] 林擇瑋, “具快速次諧波時序自我校正機制之注入鎖定式鎖相迴路,” 碩士論文, 國立中央大學, 2016.
[8] M. You et al., "A 4×25Gb/s De-Serializer with Baud-Rate Sampling CDR and Standing-Wave Clock Distribution for NIC Optical Interconnects,"2021 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA), Zhuhai, China, 2021, pp. 253-254.
[9] N. Qi et al., "A 51Gb/s, 320mW, PAM4 CDR with baud-rate sampling for high-speed optical interconnects," 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC), Seoul, Korea (South), 2017, pp. 89-92.
[10] W. Rahman et al., "A 22.5-to-32-Gb/s 3.2-pJ/b Referenceless Baud-Rate Digital CDR With DFE and CTLE in 28-nm CMOS," IEEE Journal of Solid-State Circuits, vol. 52, no. 12, pp. 3517-3531, Dec. 2017.
[11] Z. Yang, Y. Chen, J. Yuan, P. -I. Mak and R. P. Martins, "A 3.3-GHz Integer N-Type-II Sub-Sampling PLL Using a BFSK-Suppressed Push–Pull SS-PD and a Fast-Locking FLL Achieving −82.2-dBc REF Spur and −255-dB FOM," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 30, no. 2, pp. 238-242, Feb. 2022.
[12] 鄭宇亨,“具資料獨立相位追蹤補償技術之10 Gbps半速率時脈與資料回復電路,” 碩士論文, 國立中央大學, 2018.
[13] 楊育銜,“應用於 SATA III之6 GHz展頻時脈迴路,’’ 碩士論文, 國立中央大學, 2019.
[14] 徐延慶,“具頻寬校正機制之寬頻三倍頻鎖相迴路設計,” 碩士論文,國立中央大學, 2016.
[15] B. Razavi, “A Study of Phase Noise in CMOS Oscillator,” IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 331-343, Dec. 2002.
[16] 高曜煌, 射頻鎖相迴路IC設計, 滄海書局, 2005.
[17] S. S. Nagam and P. R. Kinget, "A −236.3dB FoM sub-sampling low-jitter supply-robust ring-oscillator PLL for clocking applications with feed-forward noise-cancellation," 2018 IEEE Custom Integrated Circuits Conference (CICC), San Diego, CA, USA, 2018, pp. 1-4.
[18] Ken Kundert, “Predicting the Phase Noise and Jitter of PLL-Based Frequency Snthesizers,” Designer’s Guide Consulting, Inc, 2012.
[19] C. -W. Hsu, K. Tripurari, S. -A. Yu and P. R. Kinget, "A Sub-Sampling-Assisted Phase-Frequency Detector for Low-Noise PLLs With Robust Operation Under Supply Interference," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 62, no. 1, pp. 90-99, Jan. 2015.
[20] Y. C. Qian, Y. Y. Chao and S. I. Liu, "A Low-Jitter Sub-Sampling PLL With a Sub-Sampling DLL," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 2, pp. 269-273, Feb. 2022.
[21] B. Razavi, Design of Analog CMOS Integrated Circuit, New York, McGraw-Hill, 2001.
[22] K. Grout and J. Kitchen, "A Dividerless Ring Oscillator PLL With 250fs Integrated Jitter Using Sampled Lowpass Filter," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 11, pp. 2337-2341, Nov. 2020.
[23] W. Bae, "Benchmark Figure of Merit Extensions for Low Jitter Phase Locked Loops Inspired by New PLL Architectures," IEEE Access, vol. 10, pp. 80680-80694, 2022
[24] C. S. Vaucher, Architectures for RF Frequency Synthesizers, Boston, MA: Kluwer, 2002.
[25] D. Cai et al., "A Dividerless PLL With Low Power and Low Reference Spur by Aperture-Phase Detector and Phase-to-Analog Converter," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 60, no. 1, pp. 37-50, Jan. 2013.
[26] Noorfazila Kamal, Reference Spurs in an Integer-N Phase-locked Loop: Analysis, Modelling and Design, Malaysia, 2000.
[27] Y. -R. Lu, S. -I. Liu, Y. -C, Yang, H. -C, Kang, C. -L, Chen, K. -U, Chan, and Y. -H, Lin, "A 2.4–3.0GHz Process-Tolerant Sub-Sampling PLL With Loop Bandwidth Calibration," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 68, no. 3, pp. 873-877, Mar. 2021 |