 |
|
|
|
以作者查詢圖書館館藏 、以作者查詢臺灣博碩士 、以作者查詢全國書目 、勘誤回報 、線上人數：13 、訪客IP：3.14.6.194
姓名 施志隆(Chih-Lung Shih) 查詢紙本館藏 畢業系所 電機工程學系 論文名稱 適用於通訊系統之李德所羅門軟性智慧財產模組自動產生器
(Soft IP Generator of Reed-Solomon Codec for Communication Systems)相關論文
★ 適用於RSA公匙密碼系統之高效能Montgomery模組 ★ 適用於非對稱數位用戶迴路系統之有效率的時域等化器演算法 ★ 以改良式向量旋轉器為核心的遞迴式傅立葉模組設計 ★ 第二代高速數位用戶迴路中維特比解碼器之FPGA實現 ★ 一個高速╱低複雜度旋轉方法的統一設計架構：角度量化的觀點 檔案 [Endnote RIS 格式]
[相關文章]
[文章引用]
[完整記錄]
[館藏目錄]
[檢視]
- 本電子論文使用權限為同意立即開放。
- 已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
- 請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。
摘要(中) 由於現今超大型積體電路（VLSI）的快速發展，使得"單晶片系統" （SOC）逐漸成為主流。這種新的積體電路設計方式的複雜度比傳統的設計高出許多，所以使用快速雛型產生器及智慧財產（IP）設計模組的再利用可以減少設計人員的負擔及提高設計效率。
在本論文中，我們選擇李德所羅門碼（Reed-Solomon code）為研究主題，設計一個RS code 的快速雛型產生器。在通訊系統中，我們可以發現RS code經常被應用在更正通道所引起的錯誤。對於叢集錯誤（Bursty error）與隨機錯誤（Random error），RS code可以提供很好的錯誤更正能力，因此成為非常受歡迎的通道編碼方式之一；也因為這個重要的因素，使得RS code被應用在許多的傳輸系統上，例如無線通訊系統、纜線數據機（Cable modem）、電腦記憶體、非對稱性數位用戶迴路（ADSL）等。
我們首先完整地完成一次RS code的ASIC設計流程，以瞭解設計技術。我們依據此經驗成為以暫存器轉換階層（RTL）來實現RS code的設計方法。然後，我們將上述結果納入快速雛型產生器的設計流程。我們的快速雛型產生器可接受系統規格，如RS code 系統的 n，k，m值，再根據設計流程方法產生可合成的高階硬體描述語言-Verilog，以供特定應用積體電路（ASIC）或現場可程式邏輯閘陣列（FPGA）使用。此外，為了更適合不同系統中的應用，我們特別加入了一些參數，如編碼器架構的選擇與解碼器的演算法等，我們並針對不同的架構做比較，分析面積、速度與功率。最後，我們提供了一個利用快速雛型產生器來產生ADSL之RS codec的例子。摘要(英) Recent rapid progress in VLSI technology has led to an emerging theme － "System-on-a-chip." The complexity of new design paradigm is much higher than conventional IC designs; Hence, it calls for rapid prototyping and design reuse of major IP modules so as to alleviate the designer’’s effort and to speed up the design process.
In this thesis, we focus on the topic of Reed-Solomon codes. We develop a rapid prototyping system for RS encoder, and decoder. In the communication systems, RS codes have a widespread use to provide error protection. For bursty errors and random errors, RS code has become a popular choice to provide data integrity due to its good error correction capability. This feature has been one of the important factors in adopting RS codes in many practical applications such as wireless communication system, cable modem, computer memory and ADSL systems.
We first go through the complete ASIC design flow to explore the design techniques in RS codec. The design experience will be formulated to form the complete design methodology of the FEC modules at the register-transfer level (RTL). Then we incorporate the knowledge into our RS code generator design flow. Our RS code generator can be given the specification of FEC system ( e.g., n, k ). We follow a design methodology to automatically generate the synthesizable Verilog (hardware description language) codes. With the generated Verilog codes, we can apply high-level synthesis tool such as Synopsys Design Analyzer and FPGA Express to generate the netlist for ASIC or FPGA implementations. In addition, we explore the design parameters for different systems such as architectures of RS encoder and algorithms of RS decoder. We also analyze the results of area, timing, and power with different choices. Finally, we generate the RS codec of ADSL with our RS code generator as an example.關鍵字(中) ★ 單晶片系統
★ 智慧財產
★ 軟性智慧財產
★ 李德所羅門碼關鍵字(英) ★ SOC
★ IP
★ Soft IP
★ Reed-Solomon code論文目次 CHAPTER 1 INTRODUCTION
1.1INTRODUCTION OF SYSTEM-ON-CHIP (SOC)
1.2INTRODUCTION OF INTELLECTUAL PROPERTY (IP)
1.3REED-SOLOMON CODE (RS CODE)
1.4RESEARCH MOTIVATION AND GOAL
1.5OVERVIEW OF THE THESIS
CHAPTER 2 REVIEW OF REED-SOLOMON CODE
2.1REED-SOLOMON CODE
2.2FINITE FIELD ARITHMETIC
2.3ENCODING OF REED-SOLOMON CODE
2.3.1RTL SIMULATION
2.3.2SYNTHESIS ANALYSIS
CHAPTER 3 DECODING OF REED-SOLOMON CODE
3.1SYNDROME CALCULATION
3.2DECODING IN THE FREQUENCY DOMAIN
3.3DECODING IN THE TIME DOMAIN
3.3.1EUCLIDEAN ALGORITHM
3.3.2PETERSON-GORENSTEIN-ZIERLER (PGZ) ALGORITHM
3.4SYNTHESIS OF DECODING ALGORITHMS
3.5COMPARISON OF DECODING ALGORITHMS
CHAPTER 4 REED-SOLOMON CODE GENERATOR
4.1INTRODUCTION
4.2SYSTEM DESCRIPTION
4.3SYSTEM DESIGN
4.4PARAMETERS OF RS CODE GENERATOR
4.5SYSTEM OPERATIONS
4.5.1 INTERFACE / FILE ANALYSIS
4.5.2 I/O SPECIFICATIONS
4.5.3 TEST METHODS AND SYNTHESIS SCRIPTS
CHAPTER 5 APPLICATION OF RS CODE TO ADSL SYSTEM
5.1OVERVIEW OF DMT ADSL SYSTEM
5.2RS CODE SPECIFICATION IN ADSL SYSTEM
5.3APPLICATION OF RS CODE GENERATOR
5.3.1 RTL SIMULATION
5.3.2 SYNTHESIS RESULT
CHAPTER 6 CONCLUSIONS參考文獻 [1] The 1997 National Technology Roadmap for Semiconductors, Semiconductor Industry Assoc., San Jose, Calif., 1997.
[2] Virtual Socket Interface Alliance, URL: http://www.si.org.
[3] Wicker and Bhargava, Reed-Solomon Codes and Their Applications. IEEE Press, 1994.
[4] Shu Lin, Error Control Coding: Fundamentals and Applications, Prentice-Hall, 1983.
[5] W.W. Peterson and E.J. Weldon, Error-Correcting Codes, MIT Press, Cambridge, Mass., 1970.
[6]E. R. Berlekamp, Algebraic Coding Theory. Mc-Graw Hill Book Company, 1968.
[6]E. R. Berlekamp, Algebraic Coding Theory. Mc-Graw Hill Book Company, 1968.
[8] Walter Y. Chen, DSL: Simulation Techniques and Standards Development for Digital Subscriber Line Systems, Macmillan Technical Publishing, Indianapolis.
[9] Dennis J. Rauschmayer, ADSL/VDSL Principles, Macmillan Technical Publishing, Indianapolis.
[9] Dennis J. Rauschmayer, ADSL/VDSL Principles, Macmillan Technical Publishing, Indianapolis.
[9] Dennis J. Rauschmayer, ADSL/VDSL Principles, Macmillan Technical Publishing, Indianapolis.
[9] Dennis J. Rauschmayer, ADSL/VDSL Principles, Macmillan Technical Publishing, Indianapolis.
[13]Kuang Yung Liu, "Architecture for VLSI Design of Reed-Solomon Decoders," IEEE Trans. on computers, vol. C-33, no. 2, Feb 1984.
[13]Kuang Yung Liu, "Architecture for VLSI Design of Reed-Solomon Decoders," IEEE Trans. on computers, vol. C-33, no. 2, Feb 1984.
[13]Kuang Yung Liu, "Architecture for VLSI Design of Reed-Solomon Decoders," IEEE Trans. on computers, vol. C-33, no. 2, Feb 1984.
[13]Kuang Yung Liu, "Architecture for VLSI Design of Reed-Solomon Decoders," IEEE Trans. on computers, vol. C-33, no. 2, Feb 1984.
[13]Kuang Yung Liu, "Architecture for VLSI Design of Reed-Solomon Decoders," IEEE Trans. on computers, vol. C-33, no. 2, Feb 1984.
[13]Kuang Yung Liu, "Architecture for VLSI Design of Reed-Solomon Decoders," IEEE Trans. on computers, vol. C-33, no. 2, Feb 1984.
[13]Kuang Yung Liu, "Architecture for VLSI Design of Reed-Solomon Decoders," IEEE Trans. on computers, vol. C-33, no. 2, Feb 1984.
[20]Po Tong, "A 40-Mhz Encoder-Decoder Chip Generated by a Reed-Solomon Code Compiler," Custom Integrated Circuits Conference, pp. 13.5/1-13.5/4, 1990.
[20]Po Tong, "A 40-Mhz Encoder-Decoder Chip Generated by a Reed-Solomon Code Compiler," Custom Integrated Circuits Conference, pp. 13.5/1-13.5/4, 1990.
[20]Po Tong, "A 40-Mhz Encoder-Decoder Chip Generated by a Reed-Solomon Code Compiler," Custom Integrated Circuits Conference, pp. 13.5/1-13.5/4, 1990.
[23]H.C. Chang, C.B. Shung, "A (208,192;8) Reed-Solomon decoder for DVD application," Communications, ICC98, vol. 2, pp. 957-960, 1998.
[23]H.C. Chang, C.B. Shung, "A (208,192;8) Reed-Solomon decoder for DVD application," Communications, ICC98, vol. 2, pp. 957-960, 1998.
[25]"T1.412 Issue 2 Letter Ballot Document," ANSI Document T1E1.4/98-007R4, June 12,1998.指導教授 吳安宇(An-Yeu Wu) 審核日期 2000-6-26 推文 plurk
funp
live
udn
HD
myshare
netvibes
friend
youpush
delicious
baidu
網路書籤 Google bookmarks
del.icio.us
hemidemi
facebook
twitter
google
reddit