適用於GHz頻段頻率合成器之CMOS電路技術

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：109

、訪客IP：3.145.74.215

姓名

洪英真(Ying-Jen Hong ) 查詢紙本館藏

畢業系所

電機工程研究所

論文名稱

適用於GHz頻段頻率合成器之CMOS電路技術
(CMOS Circuit Techniques for Multi-GHz Frequency Synthesis Application)

相關論文

★ 2.5Gbps光纖收發機設計	★ 一個2V 5GHz CMOS非整數頻率合成器與和差調變器設計
★ 2.5Gbps CMOS串列式傳輸收發器設計	★ 一個3.3V、8位元、每秒150百萬次取樣CMOS 類比數位轉換器
★ 一個1.8V，10GHz CMOS之頻率合成器	★ 適用於OC-192收發機之頻率合成器和時脈與資料回復電路
★ 適用於中頻接收端的類比前級電路設計	★ 一個1.8V CMOS OC-192傳送器
★ 1.8V 10Gbps 光纖前級接收端電路設計	★ 1.8V 10 Gbps CMOS 串列式發射器及內建式自我測試電路

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

近年來無線通訊產業快速發展，關鍵技術日趨成熟，但是射頻無線積體電路的成本仍然偏高，為了降低製作成本及整合數位、類比電路，採用低價格的CMOS製程做設計，已是未來的趨勢。射頻無線通訊的收發端中，頻率合成器是提供載波的重要架構，若採用CMOS製程做設計，仍有許多困難須克服，所以我們嘗試以不同的系統架構及電路來解決此一問題。
在此論文中我們使用TSMC CMOS 0.35μm製程，設計一個適用於Multi-GHz頻率合成器中所使用的壓控振盪器 (Voltage - controlled oscillator)、倍頻器(Frequency doubler)及除頻器(Divider)的電路設計。在晶片設計上，系統工作電壓為2V，壓控振盪器工作頻率為2.5GHz，相位雜訊為-109dBc，功率消耗為20mW；倍頻器工作頻率為5 GHz，相位雜訊為-97dBc，功率消耗為4mW。在除頻器部份，採用CMOS 0.25μm製程設計，我們提出一個全新架構高速低功率除頻器，經過模擬後可操作的頻率可達19 GHz，並且適用於各種除數，包括奇數及偶數，功率消耗低於4.5mW。此論文解決了目前高速頻率合成器所遇到的一些瓶頸，使CMOS製程更適用於射頻無線通訊系統收發端，加速在高頻下數位及類比電路之整

摘要(英)

Frequency synthesizer is the important component of the carrier in RF wireless architecture. But at Multi-GHz , PLLs still have many issue to be overcame.
In this thesis, we implement a VCO(voltage-controlled oscillator), frequency doublers and frequency dividers applying for Multi-GHz frequency synthesizers in TSMC 0.35 μm 1P4M CMOS technology. In the chip, supply voltage is 2V and VCO phase noise is —109dBc/Hz at 5MHz offset with 4 quadrature phasors for 2.5GHz, and the power consumption is 20mW. The phase noise of the frequency doubler is —97dBc/Hz at 5MHz offset for 5GHz, and the power consumption is only 4mW. The central frequency of the divider is 4GHz and locking rang is about 300MHz.
The novel high frequency and low power consumption dividers are implemented in CMOS 0.25μm technology. The operating frequency of the dividers is at 19GHz by simulation with RF Model. The divisor of the dividers can be odd or even, and power consumptions are below 4.5mW. The thesis overcomes some difficulties of the high frequency synthesizer applying for RF wireless transceiver structure.

關鍵字(中)

★ 倍頻器
★ 壓控振盪器
★ 除頻器

關鍵字(英)

★ frequency divider
★ frequency doubler
★ VCO

論文目次

第一章導論………………………………………………………....1
1.1研究動機 …………………………………………....1
1.2論文架構……………………………………………...2
第二章射頻無線通訊系統及頻率合成器的架構................3
2.1 射頻無線通訊系統的架構…………………………......3
2.2 頻率合成器的架構……………………………………....4
第三章壓控振盪器及倍頻器………………….……….………....6
3.1導論……………………………………………….....6
3.2壓控振盪器的分類……………………………….....8
3.2.1 電感、電容諧振振盪器………………..........9
3.2.2 環型振盪器……………………………………...10
3.3相位雜訊及品質因素……………………………....18
3.4壓控振盪器電路設計及量測……………………....23
3.4.1雙迴路電感電容諧振振盪器…………………....23
3.4.2倍頻器………………………………………......27
3.4.3壓控振盪器及倍頻器的量測…………………....30
3.4.4 結語……………………………………………...35
第四章除頻器……………………………………………….......37
4.1導論……………………………………………......37
4.2除頻器的分類………………………………………..38
4.3 ILFD基本理論分析………………………………….39
4.4 除頻器電路設計及量測……………………….....44
4.4.1除二除頻器……………………………………....44
4.4.2 其它型式的除頻器……………………………….49
4.5結語……………………………………………………….52
第五章結論………………………………………………………...54
參考文獻………………………………………………………………55

參考文獻

[1] Behzad Razavi, “RF Microelectronics,” Pretice Hall Inc., 1998
[2] Behzad Razavi, “A Study of Phase Noise in CMOS oscillators,” IEEE J. Solid-State Circuits, Vol.31,No.3, March 1996
[3] Hirad Samavati, Hamid R, Rategh, Thomas H. Lee, “A 5-GHz CMOS Wireless LAN Receiver Front End,” IEEE Journal of Solid-State Circuits,Vol.35,No.5,May 2000
[4] HongMo Wang “A 1.8V 3mW 16.8GHz Frequency Divider in 0.25um CMOS,” ISSCC 2000, pp196-197
[5] Hamid R. Rategh, Thomas H. Lee, “Superharmonic injection-locked frequency dividers,” IEEE J. Solid—State Circuits, Vol.34, No.6, June 1999
[6] Hamid R. Rategh, Hirad Samavati, Thomas H. Lee, “A 5GHz, 1mW CMOS Voltage Controlled Differential Injection Locked Frequency Divider,” IEEE Custom Integrated Circuits Conference, 24.5.1
[7] Ting-Ping Liu, “A 6.5 GHz monolithic CMOS voltage-controlled oscillator,” ISSCC 1999, pp.404-406
[8] Ting-Ping Liu , “1.5 V 10-12.5 GHz integrated CMOS oscillators,” Symposium on VLSI Circuits Digest of Technical Papers, June 1999, pp.55-56
[9] Christopher Lam, Razavi, “A 2.6 GHz 5.2 GHz CMOS voltage - controlled oscillator,” ISSCC 1999, pp.402-404
[10] Ali Hajimiri, Thomas H. Lee, “A General Theory of Phase Noise in Electrical Oscillators,” IEEE J. Solid-State Circuits, Vol.33, No.2 February 1998
[11] Ali Hajimiri, Thomas H. Lee, “Design Issues in CMOS Differential LC Oscillators,” IEEE J. Solid-State Circuit, Vol. 34, No.5 May 1999
[12] Thomas H.Lee, Ali Hajimiri, “Oscillator Phase Noise: A Tutorial,” IEEE J. Solid-State Circuit, Vol.35, No.3, March 2000
[13] Hamid R. Rategh, Hirad Samavati, Thomas H. Lee, ”A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5-GHz Wireless LAN Receiver,” IEEE J. Solid-State Circuits, Vol. 35, No. 5, May 2000
[14] Wallace Ming Yip Wong, Ping Shing Hui, Zhiheng Chen, Keqiang Shen, Jack Lau, Philip C. H. Chan, Ping-Keung Ko, “A Wide Tuning Range Gated Varactor,” IEEE J. Solid-State Circuits, Vol. 35, No. 5, MAY 2000
[15]Alain-Serge Porret, Thierry Melly, Christian C.Enz, Eric A.Cittoz, “Design of High-Q Varactors for Low-Power Wireless Applications Using a Standard CMOS Process,” IEEE J. Solid-State Circuits. Vol.35, No.3, March 2000
[16] Sunderarajan S. Mohan, Maria del Mar Hershenson, Stephen P, Boyd, Thomas H. Lee, “Simple Accurate Expressions for Planar Spiral Inductances,” IEEE J. Solid-State Circuits. Vol.34, No.10, October 1999
[17] Jan Craninckx, Michiel S. J. Steyaert, “A 1.8-GHz Low-Phase-Noise CMOS VCO Using Optimized Hollow Spiral Inductors,” IEEE J. Solid -State Circuits, Vol. 32, No. 5, May 1997
[18] Joachim N. Burghartz, D.C. Edelstein, Mehmet Soyuer, H. A. Ainspan, Keith A. Jenkins, ”RF Circuits Design Aspects of Spiral Inductors On Silicon,” IEEE J. Solid -State Circuits, Vol. 33, No. 12, December 1998
[19] Konstantin A. Kouznetsov, Robert G. Meyer, “Phase Noise in LC Oscillators,” IEEE J. Solid -State Circuits, Vol. 35, No. 8, August 2000
[20] Asad A. Abidi, Robert G. Meyer, “Noise in Relaxation Oscillators,” IEEE J. Solid -State Circuits, Vol. Sv-18, No.6, December 1983
[21] Todd C. Weigandt, Becomsup Kim, Paul R. Gray, “Analysis of Timing Jitter in CMOS Ring Oscillators,” 1994 ISCAS vol PP.27-30
[22] Jan Craninckx, Michiel Steyaert, Hiroyuki Miyakawa, K.U.Leuven, ESAT-MICAS, “A Fully Integrated Spiral-LC CMOS VCO Set with PREscaler for GSM and DCS-1800 System,” IEEE 1997 Custom Integrated Circuits Conference

指導教授

陳巍仁(Wei-Zen Chen)

審核日期

2001-8-1

推文