博碩士論文 88521087 詳細資訊




以作者查詢圖書館館藏 以作者查詢臺灣博碩士 以作者查詢全國書目 勘誤回報 、線上人數:21 、訪客IP:3.227.233.78
姓名 余建朋(Jian-Pong Yu )  查詢紙本館藏   畢業系所 電機工程研究所
論文名稱 單晶片測試機之前端驅動電路設計
相關論文
★ 匯流排上的時間延遲及交談失真的偵錯設計技巧★ 適用於自動測試機台的時間產生器
★ 混波測試匯流排的量測學★ 高速連結之時序與資料回復
★ 基於IEEE 1057之類比數位轉換器量測技術★ 應用於高畫質電視之載波回復電路架構
★ 系統晶片類比數位轉換器測試之數位信號處理程式庫★ A 2.5V,0.35um,2.5Gbps 傳送接收器設計
★ 內建式類比數位/數位類比轉換器線性度之自我測試★ 高準確度及低成本之電壓量測技術
★ 應用於ATSC VSB時脈回復之全數位延遲線迴路★ 適用於晶片間通訊之高速傳輸介面
★ 內建式類比數位轉換器之自我校正方法★ 多模組之相位同步技術
★ 使用低增益寬頻率調整範圍壓控震盪器 之1.25-GHz八相位鎖相迴路★ 高速傳輸連結網路的分析和模擬
檔案 [Endnote RIS 格式]    [Bibtex 格式]    [相關文章]   [文章引用]   [完整記錄]   [館藏目錄]   [檢視]  [下載]
  1. 本電子論文使用權限為同意立即開放。
  2. 已達開放權限電子全文僅授權使用者為學術研究之目的,進行個人非營利性質之檢索、閱讀、列印。
  3. 請遵守中華民國著作權法之相關規定,切勿任意重製、散佈、改作、轉貼、播送,以免觸法。

摘要(中) 傳統上測試機的前端驅動(PE)電路是將多個元件如參考電壓IC,驅動接收IC等組在一塊板子上。元件間由匯流排傳輸,因而限制住它的速度且面積大。在這個論文中,我們以CMOS待測物為目標來實現PE電路。我們使用tri-stae驅動器與寄生電感來達到規格的速度要求。我們使用兩個不同工作電壓區間的比較器來實現接收器。在電流負載裡我們用電流式數位類比轉換器來取代橋式二極體架構。最後,以TSMC 0.35μm 1P4M CMOS製程來實現我們設計的電路,並用Pre and post simulation 驗證設計的可能性。
關鍵字(中) ★ 前端驅動電路
★  數位纇比轉換器
★  有限狀態機器
★  比較器
★  測試機
關鍵字(英) ★ comparator
★  DAC
★  FSM
★  PE circuit
★  tester
論文目次 Contents
Chapter 1 Introduction……………………………….……………...1
1.1 Motivations……………………………………………………………………..1
1.2 Pin Electronic Survey…………………………………………………………...4
1.3 Thesis Organization……………………………………………………………9
Chapter 2 Architesture of Pin Electronic card Circuit…………….10
2.1 Architecture Overview………………………………………………………...10
2.2 Driver…………………………………………………………………………..10
2.3 Dual Comparator………………………………………………………………13
2.4 Dynamic Load………………………………………………………………….16
2.5 Digital to Analog Converter (DAC)……………………………………………18
2.6 FSM…………………………………………….………………………………21
2.7 Sample and Hold………………………………………………………………..23
Chapter 3 Spec Requirement and Simulation Result………………25
3.1 Spec Requirement………………………….…………………………………...25
3.2 Driver………………..…………………………………………………………26
3.3 Comparator……………………………………………………………………..27
3.4 Load…………………………………………………………………………….30
3.5 DAC and S/H…………..……………………………………………………….32
3.6 Summary………………………………………………………………………..34
Chapter 4 Chip Implement…………….…………………………….35
4.1 Design Flow…………………………….………………………………………35
4.2 Chip implement…………..…………………... ………………….…………….37
4.3 Test result……………………………………………………………………….41
Chapter 5 Conclusion………………………………………..……….44
Reference………………………………………..……….…………...45
參考文獻 [1]King, P.N." Flexible, high-performance pin electronics implementation, "Test Conference, 1989. Proceedings. Meeting the Tests of Time., International , 1989.
[2]Baril, B.; Clayson, D.; McCracken, D.; Taylor, S. “ HIGH PERFORMANCE PIN ELECTRONICS EMPLOYING IC AND HYBRID CIRCUIT PACKAGING TECHNOLOGY, “ Test Conference, 1991, Proceedings., International , Oct. 26-30 1991.
[3]Taylor, S.S. “A high-performance GaAs pin electronics circuit for automatic test equipment, “ Solid-State Circuits, IEEE Journal of , Volume: 28 Issue: 10 , Oct. 1993.
[4]Taylor, S.S.; Nguyen, C.; Davenport, W. “A high-performance GaAs pin electronics chip for high-speed general purpose ATE, “Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 1991. Technical Digest 1991., 13th Annual , 1991.
[5]Branson, C. “A high performance, 10-volt integrated pin electronics driver, “Test Conference, 1989. Proceedings. Meeting the Tests of Time., International , 1989.
[6]Branson, C.W. “Integrating tester pin electronics, “ IEEE Design & Test of Computers , Volume: 7 Issue: 2 , April 1990.
[7]Yungseon Eo; Eisenstadt, W.R.; Ju Young Jeong; Oh-Kyong Kwon, “New simultaneous switching noise analysis and modeling for high-speed and high-density CMOS IC package design, “Advanced Packaging, IEEE Transactions on [see also Components, Packaging and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on] , Volume: 23 Issue: 2 , May 2000.
[8]Wei-Shang Chu; Current, K.W. “A rail-to-rail input-range CMOS voltage comparator, “Circuits and Systems, 1997. Proceedings of the 40th Midwest Symposium on , Volume: 1 , 1998.
[9]Mandal, P.; Visvanathan, V. “ Macromodeling of the AC characteristics of CMOS op-amps, “Computer-Aided Design, 1993. ICCAD-93. Digest of Technical Papers., 1993 IEEE/ACM International Conference on , 1993.
[10]Senthinathan, R.; Prince, J.L. “Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noise, “Solid-State Circuits, IEEE Journal of , Volume: 28 Issue: 12 , Dec. 1993.
[11]Liang Dai; Harjani, R. “CMOS switched-op-amp-based sample-and-hold circuit, “Solid-State Circuits, IEEE Journal of , Volume: 35 Issue: 1 , Jan. 2000.
[12]Palumbo, G.; Pennisi, S. “A class AB CMOS current mirror with low-voltage capability, “Electronics, Circuits and Systems, 1999. Proceedings of ICECS '99. The 6th IEEE International Conference on , Volume: 2 , 1999.
指導教授 蘇朝琴(Chauchin Su) 審核日期 2001-7-5
推文 facebook   plurk   twitter   funp   google   live   udn   HD   myshare   reddit   netvibes   friend   youpush   delicious   baidu   
網路書籤 Google bookmarks   del.icio.us   hemidemi   myshare   

若有論文相關問題,請聯絡國立中央大學圖書館推廣服務組 TEL:(03)422-7151轉57407,或E-mail聯絡  - 隱私權政策聲明