|| A. M. Despain, “Fourier transform computers using CORDIC iterations, “ IEEE Trans. on Computers, vol. 23, pp. 993--1001, Oct. 1974. |
 A. M. Despain, “Very fast Fourier transform algorithms for hardware implementation,” IEEE Trans. on Computers, vol. 28, pp.333--341, May 1979.
 P. P. Vaidyanathan, “A unified approach to orthogonal digital filters and wave digital filters based on the LBR two-pair extraction,” IEEE Trans. Circuits Syst., pp. 673-686, July 1985.
 A. Madisetti, A. Kwentus, and A. J. Willson, “A sine/cosine direct digital frequency synthesizer using an angle rotation algorithm,” in IEEE International Solid-State Circuits Conference, 1995. Digest of Technical Papers. 41st ISSCC, pp. 262-263, 1995.
 A. H. Gray, Jr. and J. D. Karkel, “Digital lattice and ladder filter synthesis,” IEEE trans. on Audio and Electroacoustics, vol. AU-21, pp.259-270, Dec 1973.
 Avanindra madisetti, Y. K. Alan, and Alan N. Willson Jr., ”A 100MHz, 16-b, direct digital frequency synthesizer with a 100-dbc spurious-free dynamic range,” IEEE Journal of Solid-State Circuits, vol. 34, no. 8, pp. 1034-1043, Aug. 1999.
 A. H. Gray, Jr. and J. D. Karkel, “A Normalized digital filter structure,” IEEE trans. on Acoustics, Speech, and Signal Processing, vol. ASSP-23, pp.268-277, June 1975.
 Y. H. Hu and Z. Wu, “An efficient CORDIC array structure for the implementation of discrete cosine transform,” IEEE Trans. on Signal Processing, vol. 43, pp. 331--336, Jan. 1995.
 A. Y. Wu, K. J. R. Liu, and A. Raghupathy, “System architecture of an adaptive reconfigurable DSP computing engine,” IEEE Trans. Circuits Syst. Video Technol., vol.8, pp. 54-73, Feb. 1998.
 J. H. Hsiao, L. G. Ghen, T. D. Chiueh, and C. T. Chen, “High throughput CORDIC-based systolic array design for the discrete cosine transform,” IEEE Trans. Circuits Syst. Video Technol., vol. 5, pp. 218--225, Jan. 1995.
 Ulrich Reimers, “Digital Video Broadcasting (DVB): The future of television,” in Physics World, April 1998.
 ETS 300 401, “Radio broadcasting system: Digital Audio Broadcasting (DAB) to Mobile, Portable and Fixed Receivers,” ETSI 2nd edition, May 1997.
 Y. Wu and W. Y. Zou, “Orthogonal frequency division multiplexing: A multi-carrier modulation scheme," IEEE Trans. Consumer Electronics, vol. 41, No. 3, Aug. 1995.
 John Stott (BBC), “DVB-T and the Magic of COFDM,” Web ssite at URL: http:// www.dvb.org/dvb_articles/dvb_articles.htm
 N. Weste and D. J. Skellern, “VLSI for OFDM,” IEEE Communications Magazine, Oct. 1998.
 Jacky S. Chow, Jerry C. Tu and John M. Cioffi, “A Discrete Multitone Transceiver System for HDSL Applications,” IEEE Journal on selected areas in Commun., vol. 9, No. 6, pp. 859-908, Aug. 1991.
 Lee, J. S. Chou, and J. M. Cioffi, “Performance evaluation of a fast computation algorithm for the DMT in high-speed subscriber loop,” IEEE J. Select. Areas Commun., vol. 13, pp. 1560-1570, Dec. 1995.
 Alan V. Oppenheim and Ronald W. Schafer “Discrete time signal processing, 2nd edition,” Prentice Hall.
 A. Y. Wu and T. S. Chan, “Cost-efficient parallel lattice VLSI architecture for the IFFT/FFT in DMT transceiver technology,” IEEE Int. Conf. Acoust., Speech, and Signal Processing, vol. 6, pp. 3517-3520, Apr. 1998.
 K. J. Ray Liu, C. T. Chiu, R. K. Kolagotla, and J. F. J'aJ'a, “Optimal unified architectures for the real-time computation of time-recursive discrete sinusoidal transforms,” IEEE Trans. Circuits and Systems for Video Technology, vol. 4, no. 2, pp. 168-180, Apr. 1994.
 Bong-II Park, In-Cheol Park, and Chong-Min Kyung, “A regular layout structured multiplier based on weighted carry-save adder,” IEEE, pp. 243-248, 1999.
 G. B. Richard, Xingcha Fan, and Neil W. Bergmann, “An 180MHz 16 bit multiplier using asynchronous logic design techniques,” IEEE Custom Integrated Circuits Conference, pp 215-218, 1994
 Bryan W. Stiles and Earl E. Swartzlander Jr., “Pipelined parallel multiplier implementation,” IEEE, pp. 364-368, 1993.
 Shyh-Jye Jou, Chang-Yu Chen, En-Chung Yang, and Chau-Chin Su, ”A pipelined multiplier-accumulator using a high-speed low-power static and dynamic full adder design,” IEEE Journal of Solid-State Circuits, vol. 32, no. 1, pp. 114-118, Jan. 1997.
 Jinn-Shyan Wang and Po-Hui Yang, “Power analysis and implementation of a low-power 300MHz 8-b x 8-b pipelined multiplier,” IEEE, pp. 364-368, 2000.
 S. He and M. Torkelson. “A new approach to pipeline FFT processor,” IEEE Proceedings of IPPS'96.
 J. Hormigo, J. Villalba, and E. Zapata, “Interval sine and cosine functions computation based on variable-precision CORDIC algorithm,” in 14th IEEE Symposium on Computer Arithmetic, 1999. Proceedings., pp. 186-193, 1999.
 J. Vankka, M. Kosunen, J. Hubach, and K. Halonen, “A CORDIC-based multicarrier QAM modulator,” Global Telecommunications Conference, 1999, pp. 173 --177, 1999.
 K. Hwang, Computer Arithmetic: Principles, Architecture and Design. New York: Wiley, 1979.
 Y. H. Hu, “CORDIC-based VLSI architectures for digital signal processing,” IEEE Signal Processing Magazine, pp. 16-35, July 1992. J. E. Volder, “The CORDIC trigonometric computing technique,” IRE Trans. on Electronic Computers, vol. 8, pp. 330-334, Sept. 1959.
 J. S. Walther, “A unified algorithm for elementary functions,” Spring Joint Computer Conf., pp. 379-385, 1971.
 Y. H. Hu and S. Naganathan, “An angle recoding method for CORDIC algorithm implementation,” IEEE Trans. on Computers, vol. 42, pp. 99-102, Jan. 1993.
 C. S. Wu and A. Y. Wu, “Modified vector rotational CORDIC (MVR-CORDIC) algorithm and its application to FFT,” in Proc. IEEE Int. Symp. Circuits and Systems, pp. 529-532, 2000.
 C. S. Wu and A. Y. Wu, “A novel rotational VLSI architecture based on extended elementary-angle set CORDIC algorithm,” in Proc. IEEE 2nd IEEE Asia Pacific Conference on ASICs, (Cheju, Korea), pp. 111-114, 2000.
 C. S. Wu and A. Y. Wu, “A new trellis-based searching scheme for EEAS-based CORDIC algorithm.” to appear in Proceeding of IEEE Int. Conf. Acoust. Speech, Signal Processing, Salt Lake City, 2001.
 A. Y. Wu and C. S. Wu, “A Unified Design Framework for Vector Rotational CORDIC Family Based on Angle Quantization Process,” to appear in Proc. IEEE Int. Conf. Acoust. Speech, Signal Processing (ICASSP-2001), Salt Lake City, May 2001.
 Jack E. Volder, “The CORDIC Trigonometric Computing Technique,” IRE Trans. on Electronic Computers, vol. 8, No. 3, pp.330-334, Sept., 1959.
 J. S. Walther, “A Unified Algorithm for Elementary Functions,” Spring Joint Computer Conf., pp.379-385, 1971.
 Michael Keating, Pierre Bricaud, “Reuse Methodology Manual for SoC designs”, 2nd edition, Kluwer Academic Publisher, 1999.