參考文獻 |
[1] J. Poulton, et al., “A Tracking Clock Recovery Receiver for 4 Gb/s Signaling,” IEEE Micro, 1998.
[2] B. Razavi, “Design of Analog CMOS Integrated Circuits,” McGraw-Hill Companies, Inc., 2001.
[3] S.H. Hall, G.W. Hall, et al. , “High-Speed Digital System Design—A handbook of interconnect theory and design practices,” Wiley-Interscience Publication, 2000.
[4] H. Johnson, M. Graham, “High-Speed Digital Design --- A handbook of black magic,” Prentice-Hall, Inc. 1993.
[5] C.K. Ken Yang ,“Design of High-Speed Serial Links in CMOS,” Ph.D. Dissertation, Stanford University, 1998.
[6] J. Poulton, et al., “Signaling in high-performance memory systems,” International Solid-State Circuits Conference, tutorial., 1999.
[7] Star-HSPICE User’s Manual , Avant! Corporation, 2001.
[8] H.B. Bakoglu, “Circuits, Interconnections and Packaging for VLSI,” Addison-Wesley Publishing Company, Inc. 1990.
[9] W.J. Dally and J. Poulton , “Transmitter equalization for 4Gb/s signaling,” IEEE Micro, 1997.
[10] R. Farjad-Rad, C. K. K. Yang, M. A. Horowitz, and T. H. Lee, “A 0.4 um CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter,” IEEE J. Solid-State Circuits,May 1999.
[11] A. Fiedler, et al., “A 1.0625 Gbps transceiver with 2X Oversampling and transmit pre-emphasis,” IEEE International Solid-State Circuits Conference. Digest of Technical Papers, pp. 238-239, Feb 1997.
[12] J.M. Khoury and K.R. Lakshmikumar., “High-Speed Serial Transceivers for Data Communication Systems,” IEEE Communications Magazine, July 2001
[13] M.E. Lee, “An Efficient I/O and Clock Recovery Design For Terabit Integrated Circuits,” Ph.D. Dissertation, Stanford University, August 2001.
[14] K.Y. Chang, “Design of A CMOS Asymmetric Serial Link,” Ph.D. Dissertation, Stanford University, August 1999.
[15] W.J. Dally and J.W. Poulton, “Digital Systems Engineering,” Cambridge University Press, 1998.
[16] M.A. Horowitz, et al., “PLL Design for a 500MB/s Interface,” IEEE International Solid-State Circuits Conference, 1993
[17] J.G. Maneatis, et al., “Low-jitter Process-Independent DLL and PLL Based on Self-Biased Techniques,” IEEE Journal of Solid-State Circuits, V.31, no. 11, pp. 1723-1732, Nov 1996.
[18] I.A. Young, et al., “A PLL Clock Generator with 5 to 110 MHz Lock Range for Microprocessors,” IEEE Journal of Solid-State Circuits, V. 27, no. 11, Nov 1992.
[19] “Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits,” ANSI/TIA/EIA-644-1995, Telecommunications Industry Association, Nov. 15, 1995.
[20] “IEEE Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI),” IEEE Std 1596.3-1996, IEEE Computer Society, July 31, 1996.
[21] B. Young, “Enhanced LVDS for Signaling on the RapidIOTM Interconnect Architecture,” Somerset Design Center, Motorola, IEEE 2000.
[22] A. Boni, A. Pierazzi, and D. Vecchi, “LVDS I/O Interface for Gb/s-per-Pin Operation in 0.35-μm CMOS,” IEEE Journal of Solid-State Circuits, vol. 36, NO. 4, April 2001.
[23] T. Gabara, et al., “LVDS I/O buffers with a controlled reference circuit,” IEEE. 1997.
[24] M.E. Lee, et al., “Low-Power Area-Efficient High-Speed I/O Circuit Techniques,” IEEE J. Solid-State circuits, vol. 35. 11, Nov 2000.
[25] C. K. K. Yang, R. Farjad-Rad, and M. Horowitz, “A 0.5 μm CMOS 4Gbps transceiver with data recovery using oversampling,” IEEE J. Solid-State circuits, vol. 33, pp. 713-722, May, 1998.
[26] “LVDS Owner’s Manual --- 2nd Editioin ,” National Semiconductor, Spring 2000.
[27] J.G. Maneatis and M.A. Horowiz, “Precise Delay Generation Using Coupled Oscillators,” IEEE JOURNAL OF Solid-State circuits , 1993
[28] R.E. Best, “ Phase - Locked Loops : Theory, Design and Applications, ” McGraw-Hill Inc., 2nd ed., 1993.
[29] M. Fukaishi, “GHz serial link transceiver using multiple - valued data representation, ” NEC Corporation, Kanagawa, Japan.
[30] J.B. Anderson, “Digital Transmission Engineering,” IEEE Press, PRENTICE Hall, 1998.
[31] K. Nogam and A. E. Gamal, “A CMOS 160-Mb/s phase modulation I/O interface circuit,” in ISSCC Dig. Tech. Papers, Feb. 1994, pp. 108-109.
[32] T. Yamauchi, Y. Morooka, and H. Ozaki, “A low-power and high-speed data transfer scheme with asynchronous compressed pulsewidth modulation for AS-memory,” IEEE J. Solid-State Circuits, vol. 31, pp. 523-530, Apr. 1996.
[33] W.H. Chen, G.K. Dehng, J.W. Chen, and S.I. Liu, “A CMOS 400-Mb/s Serial Link for AS-Memory Systems Using a PWM Scheme,” IEEE J. Solid-State Circuits, vol. 36, No. 10, Oct 2001.
[34] C.K. Ken Yan, M.A. Horowitz, “A 0.8-/spl mu/m CMOS 2.5 Gb/s oversampling receiver and transmitter for serial links,” IEEE J. Solid-State Circuits, vo. 31, pp. 2015-2013, 1996
[35] J.M., H.C. Lin, A.L. Yee, Izzard, et al., “A 0.5-3.5 Gb/s low-power low-jitter serial data CMOS transceiver,” in ISSCC Dig. Tech. Papers 43, pp. 352-353, 1999.
[36] S. Dabral, T. Maloney, “Basic ESD AND I/O Design,” Wiley Interscience Publication, 1998.
[37] J. Savoj, B. Razavi, “High-Speed CMOS Circuits for Optical Receivers,” Kluwer Academic Publishers, 2001.
[38] B.I. Gribstad, “Architecture and Implementation of a 160 mW, 1 Gigabit/sec CMOS serial Link,” Masters Report, University of California at Berkeley, October 1998.
[39] J., Golbus, “Circuit Design for IRAM High Speed I/O,” Masters Report, niversity of California at Berkeley, October 1998.
[40] S. Sidiropoulos,“High Performance Inter-Chip Signalling,” Ph.D. Dissertation, Stanford University, April 1998.
[41] R. Farjad-Rad, “A CMOS 4-PAM Multi-Gbps Serial Link Transceiver,” Ph.D. Dissertation, Stanford University, August 2000.
[42] G.Y. Wei, “Energy-Efficient I/O Interface Design With Adaptive Power-Supply Regulation,” Ph.D. Dissertation, Stanford University, June 2001.
[43] E. Fai-Yee Yeung, “Design of High-Performance and Low-Cost Parallel Links,” Ph.D. Dissertation, Stanford University, January 2002.
[44] B. Ahmad and J. Cain, “Performance Evaluation of High Speed Serial Link,” Wireless and Optical Broadband Conference, 2001.
[45] M. Horowitz, et. al., “High-Speed Electrical Signalling: Overview and Limitations,” IEEE Micro, vol. 18. 1, Jan.-Feb., 1998, pp. 12-24.
[46] M. M. Mcchaik, “An Evaluation of Single-Ended and Differential Impedance in PCBs,” IEEE, 2001.
[47] S. Sidiropoulos, D. Liu, et. al., “Adaptive Bandwidth DLLs and PLLs using Regulated Supply CMOS Buffers,” Symposium on VLSI Circuits Digest of Technical Papers, 2000. |