|| Roland E. Best, “Phase-Locked Loops: Theory, Design, and Applications”, McGraw-Hill Inc., 2nd ed., 1993.|
 Won-Hyo Lee, Jun-Dong Cho and Sung-Dae Lee, “ A High Speed and Low Power Phase-Frequency Detector and Charge-Pump,” IEEE Processing of the ASP-DAC, pp. 269-272, vol. 1, 1999.
 J. Maneatis and M. Horowitz, “Precise delay generation rising coupled oscillators,” IEEE JSSC, vol. 28, no. 12, pp. 1273-1282, Dec.1993.
 J.G. Manteatis, “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques,” IEEE JSSC, vol. 31, pp. 1723-1732, Nov. 1996.
 Kyeongho Lee, Sungjoon Kim, Gijung Ahn, Deog-Kyoon Jeong, “A CMOS Serial Link for Fully Duplexed Data Communication,” IEEE JSSC, vol. 30, no. 4, pp. 353-364, Apr. 1995.
 Kyeongho Lee, Yeshik Shin, Sungjoon Kim, Deog-Kyoon Jeong, Gyudong Kim, Bruce Kim, and Victor Da Costa, “1.04GBd Low EMI Digital Video Interface System Using Small Swing Serial Link Technique,” IEEE JSSC, vol.33, pp.816-823, May. 1998.
 Shinji Hara, Tsuneo Tokumitsu, Toshiaki Tanaka, and Masayoshi Aikawa, “ Broad-Band Monolithic Microwave Active Inductor and Its Application to Miniaturized Wide-Band Amplifiers,” IEEE Trans. Microwave Theory Tech., vol. MTT-36, pp. 1920-1924, Dec.
 E. Sackinger and W.C. Fischer, “A 3GHz, 32dB CMOS Limiting Amplifier for SONET OC-48 Receivers,” IEEE ISSCC, Dig. Tech. Papers, pp. 158-159, 2000.
 Sunderaraga S.Mohan, Maria del Mar Hershenson, Stephen P. Boyd, and Thomas H. Lee, “ Bandwidth Extension in CMOS with Optimized On-Chip Inductors,” IEEE JSSC, vol. 35, pp. 346-355, Mar. 2000.
 Fuji Yang, Jay O’Neill, Patrik Larsson, Dave Inglis, and Joe Othmer, “A 1.5V 86mW/ch 8-Channel 622-3125Mb/s/ch CMOS SerDes Macrocell with Selectable MUX/DEMUX Ratio,” IEEE ISSCC, 2002.
 Jafer Savoj and Behzad Razavi, “High-Speed CMOS Circuits for Optical Receivers,” Kluwer Academic Publishers, 2001.
 Sam Yinshang Sun, “An Analog PLL-Based Clock and Data Recovery Circuit with High Input Jitter Tolerance,” IEEE JSSC, vol. 24, pp. 325-330, Apr. 1989.
 Benoit R. Veillette, and Gordon W. Roberts, “On-Chip Measurement of the Jitter Transfer Function of Charge-Pump Phase-Locked Loops,” IEEE JSSC, vol. 33, pp. 483-491, Mar. 1998.
 Seema Butala Anand and Behzad Razavi, “ A CMOS clock Recovery Circuit for 2.5-Gb/s NRZ Data,” IEEE JSSC, vol. 36, pp. 432-439, Mar, 2001.
 P. Larsson, “A 2-1600-MHz CMOS Clock Recovery PLL with Low-Vdd Capability,” IEEE JSSC, vol. 34, pp. 1951-1960, Dec. 1999.
 Behzad Razavi, “Monolithic Phase-Locked Loops and Clock Recovery Circuits”, pp. 1-39, IEEE Press, 1996.
 Ahmed Younis, et al, “ A Low Jitter, Low Power, CMOS 1.25-3.125 Gbps Transceiver,” Proc. of 2001 ESSCIRC, pp 148-151.
 C.K. Yang and M.A. Horowitz, “A 0.8-um CMOS 2.5Gb/s Oversampling Receiver and Transmitter for Serial Links,” IEEE JSSC, vol. 31, pp. 2015-2023, Dec. 1996.
 Chih-Kong Ken Yang, Ramin Farjad-Rad, Mark A. Horowitz, “ A 0.5-um CMOS 4.0-Gbis/s Serial Link Transceiver with Data Recovery Using Oversampling,” IEEE JSSC, vol. 33, pp. 713-722, May, 1998.
 Chih-Kong Ken Yang, “Design of High-Speed Serial Links in CMOS,” Sponsored by Center for intergrated Systems, Sun Microsystems, and LSI Logic Inc, 1998.
 Sungjoon Kim, Kyeongho Lee, Deog-Kyoon Jeong, David D. Lee, and Andreas G. Nowatzyk, “ An 800Mbps Multi-channel CMOS Serial Link with 3´ Oversampling,” IEEE CICC, pp.451-454, 1995.
 Sungjoon Kim, Kyeongho Lee, Yongsam Moon, Deog-Kyoon Jeong, Yunho Choi, and Hyung Kyu Lim, “A 960-Mb/s/pin Interface for Skew-Tolerant Bus Using Low Jitter PLL,” IEEE JSSC, vol. 32, pp. 691-700, May, 1997.
 Muneo Fukaishi, Satoshi Nakamura, akio Tajima, Yasushi Kinoshita, Yoshihiko Suemura, Hisamits Suzuki, Toshiro Itani, Hidenobu Miyamoto, Naoya Henmi, Tohru Yamazaki, and Michio Yotsuyanagi, “A 2.125-Gb/s BiCMOS Fiber Channel Transmitter for Serial Data Communications,” IEEE JSSC, vol. 34, pp. 1325-1329, Sep. 1999.
 Kamran Iravani, Farid Saleh, Donald Lee, Patrick Fung, Paul Ta, and Gary Miller, “Clock and Data Recovery for 1.25Gb/s Ethernet Transceiver in 0.35mm CMOS,” IEEE CICC, pp. 261-264, 1999.
 M. -J. Edward Lee, William J. Dally, John W. Poulton, Patrick chiang, ad Stephen F. Greenwood, “An 84-mW 4-Gb/s Clock and Data Recovery Circuit for Serial Link Applications,” Symposium on VLSI Circuits Digest of Technical Papers, 2001.
 Hormoz Djahanshahi, and C. Andre T. Salama, “Differential CMOS Circuits for 622-MHz/933-MHz Clock and Data Recovery Applications,” IEEE JSSC, vol. 35, pp. 847-855, June, 2000.
 Peter H. Baechtold, Michael P. Beakes, and Peter Buchmann, “Single-Chip 622-Mb/s SDH/SONET Framer, Digital Cross-Connect and Add/Drop Multiplexer Solution,” IEEE JSSC, vol. 36, pp. 74-80, Jan. 2001.
 Jieh-Tsorng Wu, and Bruce A. Wooley, “A 100-MHz Pipelined CMOS Comparator,” IEEE JSSC, vol. 23, pp. 1379-1385, Dec. 1988.
 G. M. Yin, F. Op’t Eynde, and W. Sansen, “A High-Speed CMOS Comparator with 8-b Resolution,” IEEE JSSC, vol. 27, pp. 208-211, Feb. 1992.
 Bruno W. Garlepp, Kevin S. Donnelly, Jun Kim, Pak, S. Chau, Jared L. Zerbe, Charles Huang, Chanh V.Tran, clemenz L. Portmann, Donald Stark, Yiu-Fai Chan, Thomas H. Lee, and Mark A. Horowitz, “A portable Digital DLL for High-Speed CMOS Interface Circuits,” IEEE JSSC, vol. 34, pp. 632-642, May. 1999.
 Dinesh Somasekhar and Kaushik Roy, “Differential Current Switch Logic: A Low Power DCVS Logic Family,” IEEE JSSC, vol. 31, pp. 981-991, July, 1996.
 Yunyoung Choi and Franco Maloberti, “Design of Oversampling Current Steering DAC with 640 MHz Equivalent Clock Frequency,” IEEE, 2002.