博碩士論文 89541002 詳細資訊




以作者查詢圖書館館藏 以作者查詢臺灣博碩士 以作者查詢全國書目 勘誤回報 、線上人數:9 、訪客IP:3.216.79.60
姓名 戴菁甫(Jing-Fu Dai)  查詢紙本館藏   畢業系所 電機工程學系
論文名稱 含改良型L-ILU解法器及PDM電路表述之二維及三維元件數值模擬器之開發
(Development of 2-D and 3-D numerical device simulator includingan improved L-ILU solver and the circuit representation of PDM)
相關論文
★ 表面電漿共振效應於光奈米元件之數值研究★ 金氧半電容元件的暫態模擬之數值量測
★ 雙載子電晶體在一維和二維空間上模擬的比較★ 改善後的階層化不完全LU法及其在二維半導體元件模擬上的應用
★ 一維雙載子接面電晶體數值模擬之驗證及其在元件與電路混階模擬之應用★ 階層化不完全LU法及其在準靜態金氧半場效電晶體電容模擬上的應用
★ 探討分離式簡化電路模型在半導體元件模擬上的效益★ 撞擊游離的等效電路模型與其在半導體元件模擬上之應用
★ 二維半導體元件模擬的電流和電場分析★ 三維半導體元件模擬器之開發及SOI MOSFET特性分析
★ 元件分割法及其在二維互補式金氧半導體元件之模擬★ 含費米積分之高效率載子解析模型及其在元件模擬上的應用
★ 量子力學等效電路模型之建立及其對元件模擬之探討★ 適用於二維及三維半導體元件模擬的可調變式元件切割法
★ 整合式的混階模擬器之開發及其在振盪電路上的應用★ 用時域模擬法探討S參數及其應用
檔案 [Endnote RIS 格式]    [Bibtex 格式]    [相關文章]   [文章引用]   [完整記錄]   [館藏目錄]   [檢視]  [下載]
  1. 本電子論文使用權限為同意立即開放。
  2. 已達開放權限電子全文僅授權使用者為學術研究之目的,進行個人非營利性質之檢索、閱讀、列印。
  3. 請遵守中華民國著作權法之相關規定,切勿任意重製、散佈、改作、轉貼、播送,以免觸法。

摘要(中) 在積體電路的設計和發展上,半導體的數值模擬分析扮演一個非常重要的角色。但是在半導體元件的數值模擬過程中,往往需要解非常龐大的稀疏矩陣,所以在本論文中,將就半導體元件的模擬特性來改善階層化不完全LU分解法(Levelized Incomplete LU factorization),並用來開發一個新的稀疏矩陣解法器。而為了提供半導體元件和混階電路模擬一個有效的發展環境,吾人將元件內部的物理特性轉化成等效電路的模式來方便程式的撰寫以及分析,吾人將描述載子傳輸的擴散模型藉由專業的技術加以分離,以轉換成一些等效電路元件,例如電壓控制電流源、電容等,但在利用傳統耦合模式(coupled method)的電路矩陣解法器將帕松和電流連續方程式轉換成等效電路的同時,由於彼此的交互影響而衍生出的相依電源(VCCS)將提高程式在維護和除錯上的困難度,因此,吾人提出利用分離模式(decoupled method)和部份分離模式(partial decoupled method)來簡化等效電路的模型,將帕松方程式、電洞和電子連續方程式分開處理,進而有效節省記憶體的空間運用並提升程式數值運算的收斂性。另外,在本論文中,吾人運用高效率之變數排列及分數型截斷參數之技巧進一步節省記憶體空間之運用,並藉由分散型態之非零生成項之組合方式有效提升程式數值運算之效能,繼而提出一套高性能的連結介面藉以妥善安置及收集分散的初始非零項來有效提升階層化不完全LU分解法之效率,並且這套介面能自動串聯所被模擬之電路或等效電路模型之各節點互相連結之資訊。因此,結合低記憶體需求、數值運算效能提升及連結介面的高效率將使階層化不完全LU分解法被廣泛的運用在任意結構之半導體元件或混階電路之模擬應用。
摘要(英) Numerical simulation of semiconductor devices plays a very important role in the design and development of integrated circuits. We will present a new circuit simulator with an improved Levelized Incomplete LU method to perform such simulations. To have an environment for evaluating the interaction between a semiconductor device and a circuit, we use the equivalent circuit approach. This approach allows for simple representation on the carrier transport models of devices through equivalent circuit elements such as voltage controlled current sources and capacitors. Next, we will present more efficient equivalent circuit model for decoupled method (DM) and partial decoupled method (PDM) in semiconductor device simulation. The effectiveness of the new methods exhibit a good stability and convergence rate, and user interaction with the computational process is significantly reduced. Low memory requirements and high efficiency should pave the two methods to its widespread application in multidimensional mixed-level semiconductor device and circuit simulation. Further, we present the high efficiency variable permutation method, interleaving method, and the fractional truncation parameter is used to save further memory consumption, and the distributed pattern makes a speed-up in the numerical iteration. Also, in order to effectively arrange and record the scattered nonzero items of sparse matrix A, we create a connection-table to raise the efficiency of L-ILU factorization. It will contain the information automatically about the interconnection of the simulated network or equivalent circuit model.
關鍵字(中) ★ 階層化不完全LU分解
★ 截斷參數
★ 混階電路
關鍵字(英) ★ L-ILU factorization
★ truncation parameter
★ mixed-level circuit
論文目次 Contents
1. Introduction 1
2. Sparse Matrix Solver Development 6
2.1 Levelized Incomplete LU Factorization 7
2.2 Programming Techniques for Sparse Matrix 12
2.2.1 Linked Lists 12
2.2.2 Symbolic Factorization 19
2.2.3 Numerical Factorization 20
2.2.4 Iteration 23
3. Equivalent-Circuit Modeling and High-Efficiency Variable Permutation Method 25
3.1 1D Equivalent-Circuit Model Development 26
3.2 High-Efficiency Variable Permutation Method 32
4. Comparison between Decoupled and Partial Decoupled Methods with Simplified Equivalent-Circuit Modeling 43
4.1 Difference in CM, DM and PDM 44
4.2 Comparison of Simulation in CM, DM and PDM 55
5. Mixed-Level Semiconductor Device and Circuit Simulation with PDM and 3D Device Simulator Development with DM 63
5.1 Application in Mixed-Level Simulation with PDM Equivalent-Circuit
Model 64
5.2 3D Device Simulator with DM Equivalent-Circuit Model 73
5.2.1 Equivalent-Circuit Model Construction for 3D Decoupled Method 73
5.2.2 Application in 3D Semiconductor Device Simulation 78
6. Enhanced Numerical Performance of L-ILU Factorization Using Truncation Parameter and Connection Table 83
6.1 Fractional Truncation Parameter and Distributed Pattern Performance 84
6.2 Connection-Table Construction for L-ILU Factorization 92
7. Conclusion 105
Reference 107
參考文獻 References
1. L. W. Nagel, SPICE2: A computer to simulate semiconductor circuits, Univ. California, Berkeley, ERL Memo ERL-M520, 1975.
2. W. T. Weeks, A. J. Jimenez, G. W. Mahoney, D. Mehta, H. Qassemzadeh, and T. R. Scott, “Algorithms for ASTAP – A network analysis program,” IEEE Trans. Circuit Theory, vol. CT-20, pp. 628-634, 1973.
3. E. Lelarasmee, A. E. Ruheli, and A. L. Sangiovanni-Vincentelli, “The waveform relaxation method for time-domain analysis of large scale integrated circuits,” IEEE Trans. Computer-Aided Design, vol. CAD-1, pp. 131-145, 1982.
4. R. A. Saleh, J. E. Kleckner, and A. R. Newton, “Iterated timing analysis and SPLICE1,” in Proc. ICCAD-83, pp. 139-140, 1983.
5. P. Sonneveld, “CGS, a fast lanezos-type solver for nonsymmetric linear systems,” SIAM J. Sci. Stat. Comput., vol. 10, no. 1, pp. 36-52, 1989.
6. K. M. Eickhoof and W. L. Engl, “Levelized Incomplete LU Factorization and Its Application to Large-scale Circuit Simulation,” IEEE Trans. Computer-Aided Design, vol. 14, no. 6, pp. 720-727, 1995.
7. Z. Y. Zhao, Q. M. Zhang, G. L. Tan, and J. M. Xu, “A new preconditioner for CGS iteration in solving large sparse nonsymmetric linear equations in semiconductor device simulation,” IEEE Trans. Computer-Aided Design, vol. 10, no. 11, 1991.
8. Jiri Vlach, Kishore Singhal, Computer methods for circuit analysis and design, Van Nostrand Reinhold, New York, pp. 428-430, 1994.
9. Y. Leblebici, M. S. Unlu, H. Morfoc, S. M. Kang, “Transient simulation of heterojunction photodiodes-part Ι: Computational Methods,” IEEE J Light Wave Technol, vol. 13, pp.396-405, 1995.
10. A. H. Sherman, “On Newton-iterative methods for the solution of systems of nonlinear equations,” SIAM J. Numerical Anal., vol. 15, no. 4, pp. 755-771, 1978.
11. Y. T. Tsai, J. F. Dai, and M. K. Tsai, “An improved levelized incomplete LU method and its application to 2D semiconductor device simulation,” Journal of the Chinese Institute of Engineers, vol. 24, pp. 389-396, 2001.
12. J. F. Dai, C. C. Chang, S. J. Li, and Y. T. Tsai, “A more equivalent-circuit model for Levelized incomplete LU factorization in semiconductor device simulation,” International Electron Devices and Materials Symposia, pp. 278-281, 2002.
13. Y. Leblebici, M. S. Unlu, H. Morkoc, and S. M. Kang, “One-Dimensional Transient Device Simulation Using a Direct Method Circuit Simulator,” IEEE Int. Symposium on Circuits and Systems, vol. 2, pp. 895-898, 1992.
14. F. Yamamoto and S. Takahashi, “Vectorized LU decomposition algorithms for large-scale circuit simulation.” IEEE Trans. Computer-Aided Design, vol. CAD-4, no.3, pp. 232-238, 1985.
15. H. C. Elman, “Iteration methods for large, sparse, nonsymmetrical systems of linear equations,” Ph.D. Thesis, Department of Computer Science, Yale University, New Haven, Connecticut, U. S. A., 1982.
16. P. C. H. Chan and C. T. Sah, “Exact equivalent circuit model for steady-state characterization of semiconductor device with multiple-energy-level recombination centers,” IEEE Trans. Electron Device, vol. ED-26, no. 6, pp. 924-936, 1979.
17. K. Mayaram, Member, IEEE and D. O. Pederson, Fellow, “Coupling algorithms for mixed-level circuit and device simulation,” IEEE Trans. Computer-Aided Design, vol. 11, no. 8, 1992.
18. G. Massobriio, P. Antognetti, Semiconductor device modeling with SPICE, New York: McGraw-Hill, 1993.
19. Y. T. Tsai, C. Y. Lee, M. K. Tsai, “Levelized incomplete LU method and its application to semiconductor device simulation,” Solid-St Electron, vol. 44, pp. 1069-1075, 2000.
20. Y. T. Tsai, L. C. Huang, “Simulation of amorphous silicon thin-film transistor including adapted Gummel method,” International Journal of Numerical Modeling Electronic Networks, Devices and Fields, vol. 10, pp. 3-11, 1997.
21. J. F. Dai, C. C. Chang, J. W. Lee, S. J. Li, and Y. T. Tsai, “Simplified equivalent-circuit modeling for decoupled and partial decoupled methods in semiconductor device simulation,” to be appeared in International Journal of Numerical Modelling Electronic Networks, Devices and Fields.
22. H. K. Gummel, “A self-consistent iterative scheme for one-dimensional steady-state transistor calculations,” IEEE Trans. Electron Devices, vol. ED-11, pp. 455-465, 1964.
23. S. Selberherr, Analysis and simulation of semiconductor devices, New York, Springer, 1984.
24. C. C. Chang, J. F. Dai, and Y. T. Tsai, “Verification of 1D BJT numerical simulation and its application to mixed-level device and circuit simulation,” International Journal of Numerical Modelling, Electronic Networks, Devices, and Fields, vol. 16, pp. 81-94, 2003.
25. J. F. Dai, C. C. Chang, and Y. T. Tsai, “A simplified equivalent-circuit model for decoupled method in semiconductor-device simulation,” VLSI/CAD Symposium, Taiwan, 2002.
26. C. C. Chang, J. F. Dai, Y. M. Sun, and Y. T. Tsai, ‘‘Levelized incomplete LU factorization and its application to quasi-static MOSFET C-V simulation,’’ Journal of the Chinese Institute of Electrical Engineering, vol. 10, no. 2, pp. 117-123, 2003.
27. J. F. Dai, C. C. Chang, S. J. Li, and Y. T. Tsai, “Further improvements in equivalent-circuit model with Levelized incomplete LU factorization for mixed-level semiconductor device and circuit simulation,” Solid-St Electron, vol. 48, pp. 1181-1188, 2004.
28. C. C. Chang, C. H. Huang, J. F. Dai, S. J. Li, and Y. T. Tsai, “3-D numerical device simulation including equivalent-circuit model,” 2002 IEDMS, Taipei, Dec. 2002.
29. S. Maeda, Y. Hirano, Y. Yamaguchi, T. Iwamatsu, T. Ipposhi, K. Ueda, K. Mashiko, S. Maegawa, H. Abe, and T. Nishimura, “Substrate-bias effect and source-drain breakdown characteristics in body-tied short-channel SOI MOSFET’s,” IEEE Trans. Electron Devices, vol. 46, no. 1, pp. 151, 1999.
30. C. H. Huang, “Development of 3-D semiconductor device simulator and analysis of SOI MOSFET,” M. S. Thesis, Institute of EE, National Central University, Taiwan, Republic of China, Jun. 2003.
31. S. M. Sze, Modern Semiconductor Device Physics, Chapter 3, John Wiley & Sons Inc., 1998.
指導教授 蔡曜聰(Yao-Tsung Tsai) 審核日期 2004-6-29
推文 facebook   plurk   twitter   funp   google   live   udn   HD   myshare   reddit   netvibes   friend   youpush   delicious   baidu   
網路書籤 Google bookmarks   del.icio.us   hemidemi   myshare   

若有論文相關問題,請聯絡國立中央大學圖書館推廣服務組 TEL:(03)422-7151轉57407,或E-mail聯絡  - 隱私權政策聲明