非對稱性數位用戶迴路之等化器系統及數位訊號處理器實現

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：77

、訪客IP：3.147.43.219

姓名

程文聖(Wen-Sheng Cheng) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

非對稱性數位用戶迴路之等化器系統及數位訊號處理器實現
(A DSP Processor Approach for ADSL Equalization System)

相關論文

★ 低雜訊輸出緩衝器設計及USB2實體層的傳收器製作	★ 低雜訊輸出緩衝器設計及USB2實體層的時脈回復器製作
★ 應用於通訊系統的內嵌式數位訊號處理器架構	★ 應用於數位儲存示波器之100MHz CMOS 寬頻放大器電路設計
★ 具有QAM/VSB模式的載波及時序回復之數位積體電路設計	★ 應用於通訊系統中數位信號處理器之模組設計
★ 應用於藍芽系統之CMOS射頻前端電路設計	★ 具有QAM/VSB 模式之多重組態可適應性等化器的設計與實現
★ 適用於高速通訊系統之可規劃多模式里德所羅門編解碼模組	★ 應用於橢圓曲線密碼系統之低複雜性有限場乘法器設計
★ 適用於通訊系統之內嵌式數位訊號處理器	★ 雷射二極體驅動電路
★ 適用於通訊系統的內嵌式數位信號模組設計	★ 適用在通訊應用之可參數化內嵌式數位信號處理器核心
★ 一個高速╱低複雜度旋轉方法的統一設計架構：角度量化的觀點	★ 5Gbps預先增強器之串列連結傳收機

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

離散多頻（DMT）調變/解調方法是非對稱數位用戶迴路（ADSL）系統中標準的實體層傳輸技術。在離散多頻的傳收機中，通道的等化是經由兩個步驟所完成的，稱為時域等化器（TEQ）及頻域等化器（FEQ）。時域等化器的目的是用來縮短通道響應長度。而頻域等化器則是被用來補償信號經過通道時所造成的大小及相位的失真。
在本論文中，我們利用MATLAB完整的模擬此演算法並驗證其正確性。模擬的結果顯示TEQ-based ADSL接收器可以有效的將通道響應縮短，並且在頻率軸成功的把傳送的QAM 符號還原，我們利用SNR，SSNR，GSNR以及傳輸速率來評估其效能。
另一方面，在資料通路設計(datapath)上，我們針對通訊系統實際應用上不同運算需要，設計了不同種類的乘法累加器，包括single-MAC, dual-MAC,以及subword-MAC，我們提出了可參數化數位訊號處理器設計方法論，包括乘法器的位元長度以及保護字元，並且利用硬體描述語言Verilog完成了一系列針對通訊系統設計的可參數化資料通路設計。

摘要(英)

Discrete multiton (DMT) modulation/demodulation scheme is the standard physical-layer transmission technology in ADSL system. In DMT transceiver, channel equalization is carried out through time domain equalizer (TEQ) and frequency domain equalizer (FEQ). TEQ is introduced to shorten the channel response to a pre-defined length. On the contrary, FEQ is used to compensate the magnitude and phase distortion caused by channel.
In this thesis, we use MATLAB to simulate the whole TEQ-FEQ algorithm and verify the correctness of this algorithm. The simulation results show that TEQ-based ADSL transceiver shorten the channel impulse response effectively, and recover the transmitted QAM-symbol in frequency domain. We evaluate the performance of this algorithm by SNR, SSNR, GSNR, and data rate.
On the other hand, we design different kinds of MAC for communication system requirements, include single-MAC, dual-MAC, and subword-MAC. We propose the parameterized DSP processor design methodology, and the word length and guard bit in MAC are be parameterized. We implement the parameterized DSP data path by hardware description language-Verilog.

關鍵字(中)

★ 非對稱性數位用戶迴路

關鍵字(英)

★ FEQ
★ TEQ
★ DMT
★ DSP
★ ADSL

論文目次

Chapter 1 Introduction 1
1.1 BACKGROUND 1
1.2 MOTIVATION AND OBJECTIVE 3
1.3 THESIS ORGANIZATION 5
Chapter 2 DMT Transceiver Technology 6
2.1 DMT-BASED ADSL TRANSMITTER AND RECEIVER 6
2.2 CHANNEL EQUALIZATION IN DMT TRANSCEIVER 9
2.3 TRAINING PHASE OF EQUALIZER IN ADSL STANDARD 10
Chapter 3 Time Domain and Frequency Domain Equalizer 12
3.1 OFF-LINE TEQ APPROACHES 12
3.2 ON-LINE TEQ APPROACHES 14
3.3 ON-LINE FEQ APPROACHES 16
3.4 SUMMARY 16
Chapter 4 Design and Simulation Results 18
4.1 SIMULATION ENVIRONMENT 18
4.2 TIME DOMAIN EQUALIZER 18
4.3 TEQ-FEQ SYSTEM SIMULATION 21
4.4 SYSTEM SIMULATION RESULT 22
Chapter 5 DSP Datapath for ADSL Equalization 28
5.1 INTRODUCTION 28
5.2 OVERALL STRUCTURE OF NCU_DSP 29
5.3 THE DEFAULT MAC 31
5.4 THE DUAL MAC 32
5.5 THE SUB-WORD MAC 33
5.6 PERFORMANCE EVALUATION 35
Chapter 6 Conclusion and Future Work 37
Reference 38

參考文獻

[1] J. S. Chow, J. C. Tu, and J. M. Cioffi, “A discrete multitone transceiver system for HDSL applications,” IEEE J. Select. Areas Commun., vol. 9, pp. 895-908, Aug. 1991.
[2] K. Sistanizadeh, P. Chow, and J. M. Cioffi, “Multi-tone transmission for asymmetric digital subscriber lines (ADSL),” in Proc. ICC’93, pp. 756-760, 1993.
[3] G. H. Im, D. D. Harman, G. Huang, A. V. Mandzik, M. H. Nguyen, and J. J. Werner, “51.84 Mb/s 16-CAP ATM LAN standard,” IEEE J. Select. Areas Commun., vol. 13, pp. 620-632, May 1995.
[4] P. S. Chow, J. C. Tu, and J. M. Cioffi, “Performance for a multichannel transceiver system for ADSL and VHDSL services,” IEEE J. Select. Areas Commun., vol. 9, no. 6, pp. 909-919, Aug. 1991.
[5] I. Kalet, “The multitone channel,” IEEE Trans. Commun., vol. 37, no. 2, pp. 119-124, Feb, 1989.
[6] J. M. Cioffi, A Multicarrier Primer. Amati Communication Corporation and Stanford University, T1E1.4/97-157, Nov. 1991.
[7] J. S. Chow, J. M. Cioffi, and J. A. C. Bingham, “Equalizer training algorithms for multicarrier modulation systems,” in Int. Conf. Commun., Geneva, May 1993, pp.761-765.
[8] Network and Customer Installation Interfaces: Asymmetrical Digital Subscriber Line (ADSL) Metallic Interface, ANSI T1.413, 1995.
[9] I. Lee, J. S. Chow, and J. M. Cioffi, “Performance evaluation of a fast computation algorithm for the DMT in high-speed subscriber loop,” IEEE J. Select. Areas Commun., vol. 13, pp. 1560-1570, Dec. 1995.
[10] A cost-effective TEQ algorithm for ADSL systems Chih-Chi Wang; An-Yeu Wu; Bor-Ming Wang; Communications, 2001. ICC 2001. IEEE International Conference on , Volume: 2 , 2001 Page(s): 398 -402 vol.2
[11] C. S. Chang, “Low-complexity equalization algorithms for DMT transceiver,” Master Thesis, Dep. Of Communication Engineering, NCTU, 1999.
[12] Chiao-Chih Chang, “Design and Implementation of a Baseband Receiver for VDSL ” Master Thesis, Dep. Of Electrical Engineering, NTU, 2000.
[13] Equalization for discrete multitone transceivers to maximize bit rate Arslan, G.; Evans, B.L.; Kiaei,S. ;Signal Processing, IEEE Transactions on [see also Acoustics, Speech, and Signal Processing, IEEE Transactions on] , Volume: 49 Issue: 12 , Dec 2001Page(s): 3123 –3135
[14] T. Pollet, M. Peeters, M. Monnen, and L. Vandendorpe, " Equalization for DMT based broadband modems," IEEE Communication Magazine, Vol. 38, pp. 106-113, May 2000
[15] T. Pollet and M. Peeters, " Synchronisation with DMT modulation," IEEE Communication Magazine, Vol. 37, pp.80-96, April 1996.
[16] C. C. Chang, M. S. Wang, T. D. Chiueh, “Design of a dmt-based baseband transceiver for very-righ-speed digital subscriber lines,” IEEE APASIC, pp. 367-370, 2002.
[17] M. H. Tsai, “DSP Processor Approaches for The Synchronization Loop in DMT-Based VDSL” Master Thesis, Dep. Of Electrical Engineering, NCU, 2001.
[18] Adapted optimization criterion for FDM-based DMT-ADSL equalization Van Kerckhove, J.-F.; Spruyt, P.; Communications, 1996. ICC 96, Conference Record, Converging Technologies for Tomorrow's Applications. 1996 IEEE International Conference on , Volume: 3 , 23-27 June 1996 Page(s): 1328 -1334 vol.3
[19] M. V. Bladel and M. Moeneclaey, “Time-domain equalization for multicarrier communication,” in Global Conf. Telecommun., pp. 167-171, 1995.
[20] P. J. W. Melsa, R. C. Younce, and C. E. Rohrs, “Impulse response shortening for discrete multitone transceivers,” IEEE Trans. Commun., vol.44, pp.1662-1672, Dec. 1996.
[21] N. Al-Dhahir and J. M. Cioffi, “Optimum finite-length equalization for multicarrier transceivers,” IEEE Trans. Commu., vol. 44, no. 1, pp. 56-64, Jan. 1996.
[22] Peter M. Clarkson “Optimal and Adaptive Signal Processing”
[23] Y.T.Chen, MS Thesis : Embedded DSP Datapath for Communication System. Dep. Elec.Eng., National Central University, Taiwan, June, 2001
[24] Verbauwhede and M. Touriguian, “A low power DSP engine for wireless communications” Journal of VLSI Signal Processing Systems, vol.18, no.2, Feb.1998
[25] J. Warden, “Sub-Word Parallelism in Digital Signal Processing”, IEEE Signal Processing Magazine, March, pp.27-35, 2000. Processing”, IEEE Signal Processing Magazine, March, pp.27-35, 2000.
[26] Y.H.Huang, “Design and Implementation of A Communication Digital Signal Processor for OFDM-Based Software Radio”, National Taiwan University, Taiwan, May, 2001.
[27] B.W.Kim, J.H.Ynag, C.S.Hwang, Y.S.Kwon, K.M.Lee, I.H.Kim, Y.H.Lee, C.M.Kyung,“MDSP-II: a 16-bit DSP with Mobil Communication Accelerator”. IEEE J.Solid-States Circuits, 34(3):397-403,Mar 1999.
[28] Y. H. Huang, “Design and Implementation of A Communication Digital Signal Processor for OFDM-Based Software Radio”, National Taiwan University, Taiwan, May, 2001.
[29] C. H. Tang “Parameterized and Embedded DSP Data path for Communication System” Dep. Elec. Eng., National Central University, Taiwan, June, 2002.
[30] Ya-lan Tsao, Shyh Jye Jou, Hsiao Ping Lee, Yi-Ting Chen, Ming Hsuan Tan “An Embedded DSP Core for Wireless Communication”, ISCAS, pp.524-527, 2002
[31] M. H. Tan“Parameterized and Embedded DSP Core for Communication Application”Dep. Elec. Eng., National Central University, Taiwan, June, 2002
[32] DesignWare Cell Library Online Document

指導教授

周世傑(Shyh-Jye Jou)

審核日期

2003-7-16

推文