博碩士論文 90521057 詳細資訊




以作者查詢圖書館館藏 以作者查詢臺灣博碩士 以作者查詢全國書目 勘誤回報 、線上人數:15 、訪客IP:54.234.208.87
姓名 李政鴻(Zheng-Hong Li)  查詢紙本館藏   畢業系所 電機工程學系
論文名稱 超取樣技術之資料回復電路設計與分析
(Design and Performance Analysis of Data Recovery Circuits Using Oversampling Technique)
相關論文
★ 低雜訊輸出緩衝器設計及USB2實體層的傳收器製作★ 低雜訊輸出緩衝器設計及USB2實體層的時脈回復器製作
★ 應用於通訊系統的內嵌式數位訊號處理器架構★ 應用於數位儲存示波器之100MHz CMOS 寬頻放大器電路設計
★ 具有QAM/VSB模式的載波及時序回復之數位積體電路設計★ 應用於通訊系統中數位信號處理器之模組設計
★ 應用於藍芽系統之CMOS射頻前端電路設計★ 具有QAM/VSB 模式之多重組態可適應性等化器的設計與實現
★ 適用於高速通訊系統之可規劃多模式里德所羅門編解碼模組★ 應用於橢圓曲線密碼系統之低複雜性有限場乘法器設計
★ 適用於通訊系統之內嵌式數位訊號處理器★ 雷射二極體驅動電路
★ 適用於通訊系統的內嵌式數位信號模組設計★ 適用在通訊應用之可參數化內嵌式數位信號處理器核心
★ 一個高速╱低複雜度旋轉方法的統一設計架構:角度量化的觀點★ 5Gbps預先增強器之串列連結傳收機
檔案 [Endnote RIS 格式]    [Bibtex 格式]    [相關文章]   [文章引用]   [完整記錄]   [館藏目錄]   [檢視]  [下載]
  1. 本電子論文使用權限為同意立即開放。
  2. 已達開放權限電子全文僅授權使用者為學術研究之目的,進行個人非營利性質之檢索、閱讀、列印。
  3. 請遵守中華民國著作權法之相關規定,切勿任意重製、散佈、改作、轉貼、播送,以免觸法。

摘要(中) 在論文之中,除了針對超取樣電路提出一套完整的雜訊分析流程之外,也將針對奇數倍及偶數倍超取樣的技術做討論。關於應用於雜訊分析所建立的一些評估式子,首先是依據雜訊的種類做分類,再依據實際電路的特性做修正而得。在電路設計方面,則針對奇數倍超取樣倍率改變時,所造成大量的面積浪費的情形做了些討論,遂而提出偶數倍超取樣電路的觀念。
此外,為了進一步驗證式子的可信程度,我們也再提出自己的方法來驗證式子的精確程度。這裡驗證工作主要是分兩部分來做,第一部分是產生用來模擬電路雜訊相關的測試資料;第二部分則是由模組產生器產生可合成的Verilog code,再經synopsys中design analyzer軟體來產生閘層級 (gate-level) 的電路。經兩者的結合便可完成電路受雜訊影響的模擬。
在模組產生器的設計上,則是將整個超取樣電路透過參數化的過程來使設計具有彈性。使用時則是透過C語言所撰寫的使用者介面,藉由設計者一步步輸入電路的規格來自動產生所適用的Verilog語言。有鑑於整個電路的架構非常規律所以適合以標準庫存元件(standard-cell)的流程完成。也因此使它非常適合當做軟矽智產(Soft Silicon Intellectual Property)。最後經由模組產生器的設計範例將以TSMC 0.25um 1P5M的數位製程予以實現,在未加入preamble的電路時,取樣倍率為3,滑動視窗數目為3,單位滑動視窗中的位元數取8的實驗中,其效率可達2.5Gbps。至於其它不同規格下的模擬結果也已列於本論文第六章之中。
摘要(英) In this thesis, we not only propose a set of jitter analysis but also discuss the technique of the odd and even oversampling ratio. First the estimation formulas are obtained by dividing jitter into two types, random and deterministic jitter. Then we modify them to match the actually characteristics of circuits. In designing circuits, the odd oversampling ratio will cause area waste when the ratio is from one to another such as 3x to 5x. Therefore, we discuss the even oversampling ratio in this thesis.
Besides, for verifying the reliability of derived formulas, we also propose a method to check them. Here, we need to do two things before simulation. First thing is to create the transmitted bit pattern with jitter. Second thing is to create synthesizable RTL code from module generator. Then we use design analyzer of synopsys to generate gate level circuits. Finally, the simulation can be done by combining bit pattern with jitter and gate level circuits.
In the development of module generator, overall circuits are parameterized for making design more flexible. Besides, our user interface is based on C language. The verilog code will be generated automatically by users, who input the systematic parameters step by step through the user interface. Due to the regular circuit design, it is easy to implement by cell-based design flow. Therefore, it is very suitable to be a soft silicon intellectual property. Finally, a design example generated by the module generator is implemented in a cell-based design method using the TSMC 0.25um 1P5M cell library. Without preamble circuit, the maximum performance of the design, which the oversampling ratio is given 3, sliding windows is given 3 and the number of bits in a sliding window is given 8, can reach 2.5Gbps. The maximum performance of the design can reach 2.5Gbps and the other examples with various specifications are also listed in Chapter 6.
關鍵字(中) ★ 雜訊分析
★ 資料回復
★ 超取樣
關鍵字(英) ★ data recovery
★ jitter analysis
★ oversampling
論文目次 Chapter 1 Introduction 1
1.1 Introduction 1
1.2 Motivation 3
1.3 Thesis Organization 6
Chapter 2 Background of Data/Clock Recovery 7
2.1 Introduction 7
2.2 Method of Phase Picking 8
2.3 Oversampling Ratio 9
2.3.1 Odd Oversampling Ratio
2.4 Summary 13
Chapter 3 Jitter Analysis in Oversampling- Based Data Recovery 15
3.1 Introduction 15
3.2 Jitter Sources of Oversampling-Based Data Recovery 16
3.3 Bit Error Rate Analysis in Binary Signal 18
3.3.1 Analog Sampling 18
3.3.2 Digital Sampling 25
3.4 Summary 27
Chapter 4 4PAM of Oversampling Data Recovery Scheme 28
4.1 Introduction 28
4.2 Overview of 4PAM Oversampling Data Recovery Scheme 29
4.2.1 Background of M-PAM signaling method 29
4.3 The Theory of 4PAM 30
4.4 Summary 36
Chapter 5 The Oversampling and Circuit Design 37
5.1 Introduction 37
5.2 Circuit Design 38
5.2.1 Odd Oversampling Ratio Scheme 38
5.2.2 Even Oversampling Ratio Scheme 45
5.3 Simulation Results 52
5.4 Summary 53
Chapter 6 Module Generator and Implementation 54
6.1 Introduction 54
6.2 Module Generator Design Flow 55
6.3 Bit Pattern with Assigned Jitter 58
6.4 Design Examples 59
6.5 Summary 64
Chapter 7 Conclusions 65
Bibliography 67
參考文獻 [1] Horowitz, M.; Chih-Kong Ken Yang; Sidiropoulos, S.; “High-speed electrical signaling: overview and limitations, “ Micro, IEEE , Volume: 18 Issue: 1 , Jan.-Feb. 1998 Page(s): 12 –24
[2] B.K. Sen, R.L. Wheeler, “Skin effects models for transmission line structures using generic spice circuit simulators,” IEEE,1998.
[3] Jason Konstas, “Converting Wide, Parallel Data Buses to High Speed Serial Links,” Cypress Semiconductor.
[4] Chih-Kong Ken Yang; Ramin Farjad-Rad; Horowitz, M.A.; ”A 0.5-μm CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling,” Solid-State Circuits, IEEE Journal of , Volume: 33 Issue: 5 , May 1998 Page(s): 713 -722
[5] John M. Khoury and Kadaba R. Lakshmikumar, “High-Speed Serial Transceivers for Data Communication Systems,” Multilink Technology Corp.
[6] Universal Serial Bus specification revision 2.0, Mar. 2000.
[7] IEEE Std 803.2: IEEE standard for 1000Mbps Ethernet.
[8] P1394b Draft Standard for a High Performance Serial Bus(Supplement), P1394b Draft 1.3.1, Oct 15, 2001.
[9] Vichienchom, K., Clements, M., Liu, W., “A 0.6um CMOS 4Gb/s Transceiver with Data Recovery using Oversampling,” Center for Integrated System, Standford University, CA94305.
[10] C.K. Ken Yang and M.A. Horowitz, “A 0.8-/spl mu/m CMOS 2.5 Gb/s oversampling receiver and transmitter for serial links,” IEEE J. Solid-State Circuits, vol.31, No.12, pp.2015-2023, Dec. 1996.
[11] Fiber Channel-Methodologies for jitter Specification, T11.2/Project 1230/Rev 10, June. 1999.
[12] Understanding jitter, WAVECREST Corporation, 2001
[13] Craig Emmerich “Introduction to Jitter,” Product Marketing Engineer, Wavecrest, October 23.
[14] Jitter Specification Made Easy: A Heuristic Discussion of Fibre Channel and Gigabit Ethernet Methods, Rev 0, Feb 6,2001.
[15] C. K. K. Yang, F. R. Ramin and M. A. Horowitz, “A 0.5-/spl mu/m CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling,” IEEE J. Solid-State Circuits, vol.33, No.5, pp.713 –722, May. 1998.
[16] Fiber Channel-Methodologies for jitter Specification, T11.2/Project 1230/Rev 10, June. 1999.
[17] Bill Woodruff, VP, Marketing, October 31,2002, Vello Communications, Inc.
[18] Ziemer Tranter, “Principles of Communications,” John Wiley & Sons
[19] Brian L. Evans and Ms. Serene Banerjee, “http://webct.cc.utexas.edu/,” Dept. of Electrical and Computer Engineering The University of Texas at Austin.
[20] Y.H. Cheng. “Module Generator of Data Recovery Circuits Using Oversampling Technique”
[21] A CMOS High-Speed Data Recovery Circuit Using the Matched Delay Sampling Technique
[22] Shyh-Jye, Chih Hsien Lin, Ten-Hung Chen, “Module Generator of Data Recovery Circuits Using Oversampling Technique,” Department of Electrical Engineering, National Central University, Taiwan R.O.C.
[23] Application Note HFAN-4.5.0 (Rev. 0, 12/00), Maxim Integrated Products
指導教授 周世傑(Shyh-Jye Jou) 審核日期 2003-7-7
推文 facebook   plurk   twitter   funp   google   live   udn   HD   myshare   reddit   netvibes   friend   youpush   delicious   baidu   
網路書籤 Google bookmarks   del.icio.us   hemidemi   myshare   

若有論文相關問題,請聯絡國立中央大學圖書館推廣服務組 TEL:(03)422-7151轉57407,或E-mail聯絡  - 隱私權政策聲明