用於降低系統晶片內測試資料之基礎矽智產

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：9

、訪客IP：3.145.88.130

姓名

謝宏明(Hong-Ming Shieh) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

用於降低系統晶片內測試資料之基礎矽智產
(An Infrastructure IP for Reducing Test Data of SoCs)

相關論文

★ 應用於三元內容定址記憶體之低功率設計與測試技術	★ 用於隨機存取記憶體的接線驗證演算法
★ 內容定址記憶體之鄰近區域樣型敏感瑕疵測試演算法	★ 內嵌式記憶體中位址及資料匯流排之串音瑕疵測試
★ 用於系統晶片中單埠與多埠記憶體之自我修復技術	★ 用於修復嵌入式記憶體之基礎矽智產
★ 自我修復記憶體之備份分析評估與驗證平台	★ 使用雙倍疊乘累加命中線之低功率三元內容定址記憶體設計
★ 可自我測試且具成本效益之記憶體式快速傅利葉轉換處理器設計	★ 低功率與可自我修復之三元內容定址記憶體設計
★ 多核心系統晶片之診斷方法	★ 應用於網路晶片上隨機存取記憶體測試及修復之基礎矽智產
★ 應用於貪睡靜態記憶體之有效診斷與修復技術	★ 應用於內嵌式記憶體之高效率診斷性資料壓縮與可測性方案
★ 應用於隨機存取記憶體之有效良率及可靠度提升技術	★ 應用於特殊半導體記憶體之測試與可靠性設計技術

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

摘要
在系統單晶片的測試上，使用測試資料壓縮的方法來降低龐大的測試資料是一個相當有效的技巧。在這論文當中，我們提出一個多碼壓縮技術去壓縮系統單晶片中的測試資料。多碼壓縮技術中包含了多種不同連續長度編碼方法 (例如: 格倫編碼，頻率指向連續長度編碼，交替式連續長度編碼，…等。)。為達到提高壓縮率的目的，我們利用分割測試樣本的技巧首次被使用來分割一測試集合成為多個子測試集合，再將每一子測試集合個別使用適當的編碼方法壓縮。在實驗與分析結果中顯示，所提出的多碼壓縮技術相較於其他單一編碼壓縮的方法，在多數的測試集合中約提高20%的壓縮率。
相對於多碼壓縮技術，我們也同時提出一個用於解壓縮測試資料的基礎矽智產。若將包含6種解壓縮技巧的基礎矽智產應用於測試6個數位核心，其額外付出的面積僅有相當於360個邏輯閘的大小。最後，我們將所提出的基礎矽智產整合為一個產生器，此產生器會依照不同核心需求自動產生所需基礎矽智產的verilog RTL。

摘要(英)

Abstract
Test data compression is one of useful techniques for reducing the volume of test data for system-on-chip (SOC) testing. In this paper, we propose a multi-code-compression technique to compress test data of SOCs. The multi-code-compression technique is composed of different compression techniques (e.g., Golomb, frequency-directed run-length, alternating run-length, etc.). To achieve high compression ratio, a test pattern partition technique is first used to partition a test into multiple subtests. Then each subtest can be compressed by an adequate code. Experimental and analysis results show that the proposed multi-core-compression scheme can achieve about 20% increment in compression ratio for most test benches compared with the single-code compression scheme. An infrastructure IP (IIP) for decompression of the compressed test data is also proposed. The area overhead of an IIP which consists of six methods for six cores is about 360 gates. An IIP Generator is implemented to generate RTL code of IIPs for different cases automatically.

關鍵字(中)

★ 系統晶片測試
★ 基礎矽智產
★ 測試資料壓縮

關鍵字(英)

★ SoCs testing
★ reducing test data
★ Infrastructure IP

論文目次

Contents
List of Figure X
List of Table XII
Chapter 1 Introduction 1
Chapter 2 Preliminary 4
2.1 Run-Length Coding 5
2.1.1 Golomb Code 6
2.1.2 Frequency Directed Run-Length (FDR) Code 8
2.1.3 Extend Frequency Directed Run-Length (EFDR) Code 11
2.1.4 Alternative Run-Length (AR) Code 12
2.2 Cyclical Scan Register Decompression Architecture 14
Chapter 3 Test Data Reduction Techniques 17
3.1 Multi-Code Compression 17
3.2 Analysis of Multi-Code Compression 19
3.3 Test Pattern Partition 22
3.4 Testing-Time Analysis 24
3.5 Experimental Results 33
Chapter 4 Test Data Decompression 35
4.1 Decompression IIP 35
4.2 Hardware Sharing 42
4.3 Test Access Mechanism (TAM) 45
4.4 Infrastructure IP Generator 47
Chapter 5 Conclusion and Future Work 49
Reference 51
Appendix 55

參考文獻

Reference
[1] C.-W. Wu, J.-F. Li, and C.-T. Huang, “Core-Based System-on-Chip Testing: Challenges and Opportunities”, in Journal of The Chinese Institute of Electrical Engineering, vol. 8, no. 4, pp. 335 – 353, 2001.
[2] Y. Zorian, E.-J. Marinissen, and S. Dey, “Testing Embedded-Core-Based System Chips”, in Proc. International Test Conference, pp. 130 – 143, 1998.
[3] Y. Zorian, “Guest Editor's Introduction: What Is Infrastructure IP?” in IEEE Design and Test of Computers, vol. 19, no. 3, pp. 3 - 5, May-June 2002.
[4] M. Schulz, E. Trischhler, and T.Sarfert, “SOCRATES: A Highly Efficient Automatic Test Pattern Generation System,” in IEEE Transactions on Computer-Aided Design, pp. 126 – 137, Jan. 1988.
[5] I.Pomeranz, L. Reddy, and S. Reddy, “COMPACTEST: A Method to Generate Compact Test Sets for Combinational Circuits”, in Proc. Test International Conference, pp. 194 – 203, 1991.
[6] I. Hamzaoglu and J. H. Patel, “Test Set Compaction Algoritms for Combinational Circuits”, in Proc. Computer-Aided Design Conference, pp. 283 – 289, Nov. 1998.
[7] J. Chang and C. Lin, “Test Set Compaction for Combinational Circuits”, in IEEE Transactions, Computer-Aided Design, pp. 1370 – 1378, Nov. 1995.
[8] S. Kajihara, I. Pomeranz, K. Kinoshita, and S. Reddy, “Cost-Effective Generation of Minimal Test Set for Stuck-at Faults in Combinational Circuits”, in IEEE Transactions, Computer-Aided Design, pp. 1496 – 1504. Dec. 1995.
[9] T. J. Yamaguchi, M. Tilger, M. Ishida, and D. S. Ha, “An Efficient Method for Compressing Test Data”, in Proc. International Test Conference, pp. 79 - 88, Nov. 1997.
[10] T. J. Yamaguchi, D. S. Ha, M. Ishida, and T. Ohmi, “A Method for Compressing Test Data Based on Burrows-Wheeler Transformation”, in IEEE Transactions on Computers, vol. 51, no. 5, pp. 486 – 497, May 2002.
[11] A. Jas, J. and N.-A. Touba, “Test Vector Decompression via Cyclical Scan Chains and Its Application to Testing Core-Based Designs”, in Proc. Test International Conference, pp. 458 – 464, 1998.
[12] A. Chandra, and K. Chakrabarty, “Test Resource Partitioning for SOCs”, in Proc. International Test Conference, pp.80 – 90, Sept. 2001.
[13] A. Jas, J. Ghosh-Dastidar, and N.-A. Touba, “Scan Vector Compression / Decompression Using Statistical Coding”, in Proc. 17th IEEE VLSI Test Symposium, pp. 114 – 120, April 1999.
[14] P. T. Gonciari, B. M. Al-Hashimi, and N. Nicolici, “Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression”, in Proc. Design, Automation and Test in Europe Conference and Exhibition, pp. 604 – 611, March 2002.
[15] A. Jas, J. Ghosh-Dastidar, M.-E. Ng, and N.-A. Touba, “An Efficient Test Vector Compression Scheme Using Selective Huffman Coding”, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22 no. 6 June 2003.
[16] D. Dsa and N. A. Touba, “Reducing Test Data Volume Using External/LBIST Hybird Test Patterns” in Proc. Test International Conference, pp. 115 -122, 2000.
[17] A. Jas, C. V. Krishna, and N. A, Touba, “Hybrid BIST Based on Weighted Pseudo-Random Testing: A new Test Resource Partitioning Scheme”, in IEEE VLSI Test Symposium, pp. 114 – 120, 2001.
[18] C. V. Krishna, A. Jas, and N. A. Touba, “Test Vector Encoding Using Partial LFSR reseeding”, in Proc. Test International Conference, pp. 885 – 893, 2001.
[19] A. Chandra, and K. Chakrabarty, “System-On-A-Chip Test-Data Compression and Decompression Architectures Based on Golomb Codes”, in IEEE Transactions, Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 3, pp. 355 – 368, March 2001.
[20] A. Chandra, and K. Chakrabarty, “Frequency-Directed Run-Length (FDR) Codes with Application to System-on-a-Chip Test Data Compression”, in Proc. 19th IEEE, VLSI Test Symposium. pp. 42 – 47, May 2001.
[21]A.-H. El-Maleh, and R.-H. Al-Abaji, ” Extended Frequency-Directed Run-Length Code With Improved Application to System-on-A-Chip Test Data Compression”, in 9th International Conference, Electronics, Circuits and Systems, vol. 2, pp. 449 – 452, Sept. 2002.
[22] A. Chandra, and K. Chakrabarty, “A Unified Approach to Reduce SOC Test Data Volume, Scan Power and Testing Time”, in IEEE Transactions, Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 3, pp. 352 - 363, March 2003.
[23] A. Chandra, and K. Chakrabarty, “Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequency-Directed Run-Length (FDR) Codes” in IEEE Transactions on Computers, vol. 52, no. 8 pp. 1076 – 1088, August 2003.
[24] V. Iyengar, A. Chandra, S. Schweizer, and K. Chakrabarty, “A Unified Approach for SOC Testing Using Test Data Compression and TAM Optimization”, in Proc. Design, Automation and Test in Europe Conference and Exhibition, pp. 1188 – 1189, 2003.
[25] M. Tehranipour, M. Noruani, and K. Chakrabarty, “Nine-Coded Compression Technique with Application to Reduced Pin-Count Testing and Flexible On-Chip Decompression”, in Proc. Design, Automation and Test in Europe Conference and Exhibition, Vol.2, p.p. 1284 – 1289, Feb. 2004
[26] L. Lei, K. Chakrabarty, S. Kajihara, S. Swaminathan, “Efficient Space/Time Compression to Reduce Test Data Volume and Testing Time for IP Cores” in VLSI Design, 18th International Conference, p.p. 53 – 58, Jan. 2005
[27] V. Iyengar, and A. Chandra, “Unified SOC Test Approach Based on Test Data Compression and TAM Design” in Proc. Computers and Digital Techniques, IEE vol. 152, p.p. 82 – 88, Jan. 2005
[28] E. J. Marinissen, R. Kapur, M. Lousberg, T. McLaurin, M. Ricchetti, and Y. Zorian, “On IEEE P1500’s Standard for Embedded Core Test”, in Joural of Electronix Testing, Theory and Applications (JETTA), Kluwer Academic Publishers, vol. 18, August 2002.
[29] D. Heidel,; D. Sang; P. Hofstee, M. Immediato, K. Nowka, J. Silberman, K. Stawiasz, “High Speed Serializing/De-serializing Design-for-Test Method for Evaluating a 1 GHz Microprocessor” in Proc. VLSI Test Symposium, IEEE 16th p.p. 234 – 238, April 1998.
[30] K.-J. Lee, J.-J. Chen, C.-H. Huang, “Using a Single Input to Support Multiple Scan Chains”, Proceedings of ICCAD, pp. 74 – 78, November 1998
[31] S.-C. Chang, K.-J. Lee, Z.-Z. Wu and W.-B. Jone. “Reducing Test Application Time by Scan Flip-Flops Sharing”, in IEE Proceedings on Computers and Digital Technology, vol. 147, pp 42 – 52. Jan. 2000.

指導教授

李進福(Jin-Fu Li)

審核日期

2005-7-21

推文