博碩士論文 91521022 詳細資訊




以作者查詢圖書館館藏 以作者查詢臺灣博碩士 以作者查詢全國書目 勘誤回報 、線上人數:9 、訪客IP:34.207.82.217
姓名 李建錫(Chien-Hsi Lee)  查詢紙本館藏   畢業系所 電機工程學系
論文名稱 應用於高速鏈結之全數位時脈與資料回復電路架構
(All Digital Clock and Data Recovery Circuit Architecture for High Speed Serial Link)
相關論文
★ 運算放大器之自動化設計流程及行為模型研究★ 匯流排上的時間延遲及交談失真的偵錯設計技巧
★ 適用於自動測試機台的時間產生器★ 混波測試匯流排的量測學
★ 高速連結之時序與資料回復★ 基於IEEE 1057之類比數位轉換器量測技術
★ 應用於高畫質電視之載波回復電路架構★ 單晶片測試機之前端驅動電路設計
★ 系統晶片類比數位轉換器測試之數位信號處理程式庫★ A 2.5V,0.35um,2.5Gbps 傳送接收器設計
★ 內建式類比數位/數位類比轉換器線性度之自我測試★ 高準確度及低成本之電壓量測技術
★ 應用於ATSC VSB時脈回復之全數位延遲線迴路★ 適用於晶片間通訊之高速傳輸介面
★ 內建式類比數位轉換器之自我校正方法★ 高速序列傳輸之量測技術
檔案 [Endnote RIS 格式]    [Bibtex 格式]    [相關文章]   [文章引用]   [完整記錄]   [館藏目錄]   [檢視]  [下載]
  1. 本電子論文使用權限為同意立即開放。
  2. 已達開放權限電子全文僅授權使用者為學術研究之目的,進行個人非營利性質之檢索、閱讀、列印。
  3. 請遵守中華民國著作權法之相關規定,切勿任意重製、散佈、改作、轉貼、播送,以免觸法。

摘要(中) 近年來,隨著多媒體應用的蓬勃發展與製程技術不斷地演進,晶片上的處理時脈頻率已超過3GHz。而資料處理量越來越多的狀況下,系統的表現良好與否就會反應在傳輸的問題之上。再者,網路的各種應用目前已經需要相當巨大的資料傳輸率,面對如此高傳輸量的需求,勢必在有限的通道(Channel)傳輸越來越多的資料量已經變成一個不可避免的趨勢。
由於傳輸過程中雜訊對信號所構成的影響隨著傳輸速率的增高而日益嚴重。通道與通道間的交互影響(Cross Talk)或著電磁發散(EMI)、阻抗的不匹配造成信號反射、通道本身會對訊號產生程度上的衰減,另外非理想的傳輸端信號會有頻率與相位上的飄移…等等,種種因素將使得如何達到高速而正確的傳輸,並降低有限通道頻寬與外來雜訊的影響,進而接收到正確的資料成為一個難以克服的問題。於是乎,應用於高速鏈結的資料回復技術在這些傳輸的問題之中勢必伴演著極為重要的角色。
在第一章中,我們會介紹接收機在整個高速傳輸裡面所扮演的角色,並比較近年來工業界較為熱門的一些輸入/輸出介面的標準。
在第二章中,我們會介紹在一些由雜訊所引起的非理想現象。而傳統上的一些資料回復技術也將分門別類地一一介紹。
在第三章中,我們首先透過機率的理論來預測誤碼率。接著,利用C語言來建立兩種不同的資料回復方法。透過系統層次的模擬並分析所得到的結果,我們便可決定合適的系統參數。在此,我們做了許多參數交互變動的模擬,並依此決定出最合適的系統參數。
在第四章與第五章裡,我們將第三章中的兩個模型分別轉換到電路的實體層,除了電路架構外,我們也會詳述設計考量與模擬的結果。
最後,在第六章裡將把本篇論文做總結。
摘要(英) In recent years, communication networks can provide high bit-rate transport over a shared medium with a serial line or link, such as passive optical networks, cable television networks (fiber, coaxial or hybrid), digital television, and wireless networks. These shared-medium networks typically use time, frequency or code division multiplexing to transport data signals from a central terminal to several remote customer terminals and from the customer terminals to the central terminal. Among them, time division multiple access (TDMA) is characterized by non-continuous or burst mode data transmission.
Traditionally, clock and data recovery (CDR) methodologies are provided for communications systems receiving continuous data streams that have enriched spectra at the sampling frequency. CDR is a useful functionality in high-speed transceivers. The received data are asynchronous and noisy, thus requiring that a clock be extracted for allowing synchronous operations. The data also need to be retimed so that jitter accumulated during data transmission can be removed.
The over-sampling techniques and phase picking algorithm are applied in this work. In addition, we try to give more creativity in the changing the architectures. In other phase picking methods, multiple bits are sampled in parallel to form a sliding window and have an average effect on the phase detection. The size of such a window defines how much information is extracted from the input data. It is a fixed design parameter. The bigger window size is suitable for the high frequency noise environment; the smaller size window has a better acquisition speed.
In this thesis, two all digital approaches of timing recovery techniques have been proposed. After the system level simulations of the two proposed methods, we can specify the system parameters and map to the real blocks in the circuit level. Both of them have been realized with tsmc 0.18μm 1P6M CMOS technology.
關鍵字(中) ★ 時脈與資料回復電路
★ 高速序列鏈結
關鍵字(英) ★ clock and data recovery
★ high speed serial link
論文目次 List of Contents
Abstract ii
List of Contents iii
List of Tables v
List of Figures vi
CHAPTER 1
INTRODUCTION 1
1.1 MOTIVATION 1
1.2 A BASIC VIEW OF HIGH SPEED LINKS 2
1.3 THESIS ORGANIZATION 4
CHAPTER 2
BACKGROUND AND METHODOLOGY 1
2.1 JITTER ANALYSIS 1
2.2 BIT ERROR RATE 4
2.3 TECHNIQUES OF TIMING RECOVERY 5
2.4 DIGITAL LOOP FILTER 10
2.5 SUMMARY 11
CHAPTER 3
BEHAVIOR SIMULATION OF THE PROPOSED TIMING RECOVERY SYSTEMS 12
3.1 BER PREDICTION 12
3.2 SYSTEM MODELING 16
3.3 ANALYSIS OF THE EXPERIMENT RESULTS 22
3.4 SUMMARY 25
CHAPTER 4
1.25 GBPS 8X OVER-SAMPLING BASED CLOCK/DATA RECOVERY CIRCUIT DESIGN 26
4.1 8X OVER-SAMPLING AND TRACKING METHOD 26
4.2 ARCHITECTURE 28
4.3 BUILDING BLOCKS 29
4.4 EXPERIMENTS 34
4.5 SUMMARY 37
CHAPTER 5
2.5GBPS 4X OVER-SAMPLING BASED CLOCK/DATA RECOVERY CIRCUIT DESIGN 38
5.1 4X OVER-SAMPLING AND TRACKING METHOD 38
5.2 ARCHITECTURE 40
5.3 BUILDING BLOCKS 42
5.4 EXPERIMENTS 47
5.5 SUMMARY 50
CHAPTER 6
CONCLUSION 51
BIBLIOGRAPHY 53
參考文獻 Bibliography
[1] Chih-Kong Ken Yang, Ramain Farjad-Rad, and Mark A. Horwitz, “A 0.5-um CMOS 4.0-Gbit/s Serial Link Transceiver with Data Recovery Using Oversampling,” IEEE Journal Solid-State Circuits, vol.33, no.5, pp.713-22, May 1998.
[2] Behzad Razavi, “Design of Integrated Circuits for Optical Communications,” pp.8-28, McGRAW- Hill, 2002.
[3] Y. H. Chen, “Module Generator of Data Recovery Circuits Using Oversampling Technique,” M.S. Dissertation, Department of Electrical Engineering, National Central University, Taiwan, June 2002.
[4] Visual Supplement, IEEE International Solid-State Circuits Conference, 2003.
[5] S. Butala, and Behzad Razavi, “A CMOS Clock Recovery Circuit for 2.5-Gb/s NRZ Data,” IEEE Journal Solid-State Circuits, vol.36, no.3, pp.432-38, March 2001.
[6] K. Iravani, F. Saleh, D. Lee, P. Fung, P. Ta, and G. Miller, “Clock and Data Recovery for 1.25Gb/s Ethernet Transceiver in 0.35um CMOS”, IEEE Custom Integrated Circuits Conference, pp.261-64, 1998.
[7] M.-J. Edward Lee, W.-J. Dally, John W. Poulton, P. Chiang, and S. Greenwood, “ An 84-mW 4-Gb/s Clock and Data Recovery Circuit for Serial Link Applications,” Symposlum on VLSI Circuits Digest of Technical Papers, pp.149-52, 2001.
[8] K. Lee, S. Kim, Gijung Ahn, and Deog-Kyoon Jeong,” A CMOS Serial Link for Fully Duplexed Data Communication,” IEEE Journal Solid-State Circuits, VOL 30, NO.4, pp.353-64, April, 1995.
[9] Sungjoon Kim, Kyeonghoee, Deog-Kyoon, David D. Lee, and Andreas G. Nowatzyk,” An 800Mbps Multi-Channel serial Link with 3X Oversampling,” IEEE Custom Integrated Circuits Conference, pp.451-54, 1995.
[10] M. J. Huang, “High Speed Timing and Data Recovery,” M.S. dissertation, Dep. Elec. Eng., National Central University, Taiwan, June 2000.
[11] Chih-Kong Ken Yang, “Design of High-Speed Serial Links in CMOS,” Technical Report NO. CSL-TR-98-775, December 1998.
[12] J.-C. Hsu, “A 1.25-GHz, 8-phase phase-locked loop with low gain and wide tuning range VCO,” M.S. Dissertation, Department of Electrical Engineering, National Central University, Taiwan, July 2003.
指導教授 劉建男、蘇朝琴
(Chien-Nan Liu、Chau-Chin Su)
審核日期 2004-7-12
推文 facebook   plurk   twitter   funp   google   live   udn   HD   myshare   reddit   netvibes   friend   youpush   delicious   baidu   
網路書籤 Google bookmarks   del.icio.us   hemidemi   myshare   

若有論文相關問題,請聯絡國立中央大學圖書館推廣服務組 TEL:(03)422-7151轉57407,或E-mail聯絡  - 隱私權政策聲明