||In recent years, communication networks can provide high bit-rate transport over a shared medium with a serial line or link, such as passive optical networks, cable television networks (fiber, coaxial or hybrid), digital television, and wireless networks. These shared-medium networks typically use time, frequency or code division multiplexing to transport data signals from a central terminal to several remote customer terminals and from the customer terminals to the central terminal. Among them, time division multiple access (TDMA) is characterized by non-continuous or burst mode data transmission.|
Traditionally, clock and data recovery (CDR) methodologies are provided for communications systems receiving continuous data streams that have enriched spectra at the sampling frequency. CDR is a useful functionality in high-speed transceivers. The received data are asynchronous and noisy, thus requiring that a clock be extracted for allowing synchronous operations. The data also need to be retimed so that jitter accumulated during data transmission can be removed.
The over-sampling techniques and phase picking algorithm are applied in this work. In addition, we try to give more creativity in the changing the architectures. In other phase picking methods, multiple bits are sampled in parallel to form a sliding window and have an average effect on the phase detection. The size of such a window defines how much information is extracted from the input data. It is a fixed design parameter. The bigger window size is suitable for the high frequency noise environment; the smaller size window has a better acquisition speed.
In this thesis, two all digital approaches of timing recovery techniques have been proposed. After the system level simulations of the two proposed methods, we can specify the system parameters and map to the real blocks in the circuit level. Both of them have been realized with tsmc 0.18μm 1P6M CMOS technology.
 Chih-Kong Ken Yang, Ramain Farjad-Rad, and Mark A. Horwitz, “A 0.5-um CMOS 4.0-Gbit/s Serial Link Transceiver with Data Recovery Using Oversampling,” IEEE Journal Solid-State Circuits, vol.33, no.5, pp.713-22, May 1998.
 Behzad Razavi, “Design of Integrated Circuits for Optical Communications,” pp.8-28, McGRAW- Hill, 2002.
 Y. H. Chen, “Module Generator of Data Recovery Circuits Using Oversampling Technique,” M.S. Dissertation, Department of Electrical Engineering, National Central University, Taiwan, June 2002.
 Visual Supplement, IEEE International Solid-State Circuits Conference, 2003.
 S. Butala, and Behzad Razavi, “A CMOS Clock Recovery Circuit for 2.5-Gb/s NRZ Data,” IEEE Journal Solid-State Circuits, vol.36, no.3, pp.432-38, March 2001.
 K. Iravani, F. Saleh, D. Lee, P. Fung, P. Ta, and G. Miller, “Clock and Data Recovery for 1.25Gb/s Ethernet Transceiver in 0.35um CMOS”, IEEE Custom Integrated Circuits Conference, pp.261-64, 1998.
 M.-J. Edward Lee, W.-J. Dally, John W. Poulton, P. Chiang, and S. Greenwood, “ An 84-mW 4-Gb/s Clock and Data Recovery Circuit for Serial Link Applications,” Symposlum on VLSI Circuits Digest of Technical Papers, pp.149-52, 2001.
 K. Lee, S. Kim, Gijung Ahn, and Deog-Kyoon Jeong,” A CMOS Serial Link for Fully Duplexed Data Communication,” IEEE Journal Solid-State Circuits, VOL 30, NO.4, pp.353-64, April, 1995.
 Sungjoon Kim, Kyeonghoee, Deog-Kyoon, David D. Lee, and Andreas G. Nowatzyk,” An 800Mbps Multi-Channel serial Link with 3X Oversampling,” IEEE Custom Integrated Circuits Conference, pp.451-54, 1995.
 M. J. Huang, “High Speed Timing and Data Recovery,” M.S. dissertation, Dep. Elec. Eng., National Central University, Taiwan, June 2000.
 Chih-Kong Ken Yang, “Design of High-Speed Serial Links in CMOS,” Technical Report NO. CSL-TR-98-775, December 1998.
 J.-C. Hsu, “A 1.25-GHz, 8-phase phase-locked loop with low gain and wide tuning range VCO,” M.S. Dissertation, Department of Electrical Engineering, National Central University, Taiwan, July 2003.