參考文獻 |
[1] V. Schwarz, B. Willen, H. Jackel, “56Gbit/s Analogue PLL for Clock Recovery,” IEE Electronics Letters, vol. 37, No. 22, pp. 1336-1338, Oct. 2001.
[2] Hendarman et al., " STS-768 multiplexer with full-rate output data retimer in InP HBT," IEEE Journal of Solid-State Circuits, vol. 38, pp.1497-1503, Sept. 2003.
[3] T. Otsuji et al., “20-40-Gbit/s-Cllass GaAs MESFET Digital Ics for Future Optical Fiber Communications Systems,” International Journal of High Speed Electronics and Systems, vol.9, No. 2, pp. 399-435, 1998.
[4] Z. Lao et al., “20-40 Gbit/s GaAs-HEMT Chip Set for Optical Data Receiver,” International Journal of High Speed Electronics and Systems, vol.9, No. 2, pp. 437-472, 1998.
[5] M. Meghelli, " 132-Gb/s 4:1 multiplexer in 0.13-μm SiGe-bipolar technology," IEEE Journal of Solid-State Circuits, vol. 39, pp.2403-2407, December 2004.
[6] Hong-Ih Cong et al., “A 10-Gb/s 16:1 Multuplexer and 10-GHz Clock Synthesizer in 0.25-μm SiGe BiCMOS,” IEEE Journal of Solid-State Circuits, vol.36, No. 12, pp. 1946-1953, Dec. 2000.
[7] M. Meghelli et al., “SiGe BiCMOS 3.3-V Clock and Data Recovery Circuits for 10-Gb/s Serial Transmission System,” IEEE Journal of Solid-State Circuits, vol.35, No. 12, pp. 1992-1995, Dec. 2000.
[8] Y. M. Greshishchev et al., “A Fully Integrated SiGe Receiver IC for 10-Gb/s Data Rate,” IEEE Journal of Solid-State Circuits, vol.35, No. 12, pp. 1949-1957, Dec. 2000.
[9] Y. M. Greshishchev et al., “SiGe Clock and Data Recovery IC with Linear-Type PLL for 10-Gb/s SONET Application,” IEEE Journal of Solid-State Circuits, vol.35, No. 9, pp. 1353-1359, September 2000.
[10] Satoshi Ueno et al., “A Single-Chip 10Gb/s Transceiver LSI using SiGe SOI/BiCMOS,” IEEE ISSCC, September 2001.
[11] G. Georgiou, Y. Baeyens et al., “Clock and Data Recovery IC for 40-Gb/s Fiber-Optical Receiver,” IEEE Journal of Solid-State Circuits, vol.37, No. 9, pp. 1120-1125, September 2002.
[12] M. Meghelli et al., “50-Gb/s SiGe BiCMOS 4:1 Multiplexer and 1:4 Demultiplexer for Serial Communication System,” IEEE Journal of Solid-State Circuits, vol.37, No. 12, pp. 1790-1794, Dec. 2002.
[13] Ting-Ping Liu, “1.5V 10-12.5GHz Integrated CMOS Oscillators,” VLSI Circuits Design of technical papers, vol.9, No. 2, pp. 55-56, 1999.
[14] A. Tanabe et al., “0.18-μm CMOS 10-Gb/s Multiplexer/Demultiplexer ICs Using Current Mode Logic with Tolerance to Threshold Voltage Function,” IEEE Journal of Solid-State Circuits, vol.36, No. 6, pp. 988-996, 2001.
[15] H. Knapp et al., “25 GHz Static Frequency Divider and 25Gb/s Multiplexer in 0.12μm CMOS,” IEEE Journal of Solid-State Circuits, pp. 302-303, February 2002.
[16] D. Kehrer et al., " 40-Gb/s 2:1 multiplexer and 1:2 demultiplexer in 120-nm standard CMOS," IEEE Journal of Solid-State Circuits, vol. 38, pp.1830-1837, November 2003.
[17] M. Fukaishi, K. Nakamura et al., “A 20-Gb/s CMOS Multichannel Transmitter and Receiver Chip Set for Ultra-High-Resolution Digital Displays,” IEEE Journal of Solid-State Circuits, vol.35, No. 11, pp. 1611-1618, 2000.
[18] J. Savoj, B. Razavi, “A 10-Gb/s CMOS Clock and Data Recovery Circuit With a Half-Rate Binary Phase/Frequency Detector,” IEEE Journal of Solid-State Circuits, vol.38, No. 1, pp. 13-21, 2003.
[19] Jun Cao, M. Green et al., “OC-192 Transmitter and Receiver in Standard 0.18-μm CMOS,” 2002 IEEE International Solid-State Circuits, Volume 1 , 3-7 Feb. 2002.
[20] Jonathan E. Rogers, and John R. Long, “A 10Gb/s CDR/DEMUX with LC Delay Line VCO in 0.18μm CMOS,” IEEE ISSCC, pp. 254-255, 2002.
[21] C. –L. Kuo, “ A 1.8V 10GHz CMOS Frequency Synthesizer “ Master’s thesis, National Central University, Institute of Electronics Engineering, June 2002.
[22] B. Razavi, “A Study of Phase Noise in CMOS Oscillators,” IEEE Journal of Solid-State Circuits, VOL. 31, NO.3, pp. 331-343, March 1996.
[23] J. –H. You, “Clock Multiplier Unit and Clock/Data Recovery for OC-192 Transceiver “ Master’s thesis, National Central University, Institute of Electronics Engineering, June 2003.
[24] C. –C. Liu, “ A 1.8V CMOS OC-192 Transmitter “ Master’s thesis, National Central University, Institute of Electronics Engineering, June 2003.
[25] R. E. Best, “Phase-Locked Loops: Design, Simulation, and Applications,” New York: McGraw-Hill, Fourth Ed., 1999.
[26] S. –J. Lee et al., “A fully integrated Low-noise 1-GHz frequency synthesizer design for mobile communication application,” IEEE Journal of Solid-State Circuits, VOL. 32, NO.5, pp. 760-765, May 1997.
[27] C. -H. Park et al., “A Low-noise, 900MHz VCO in 0.6μm CMOS,” IEEE Journal of Solid-State Circuits, VOL. 34, NO.5, pp. 586-591, May 1999.
[28] S. –J. Lee et al., “A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme ,” IEEE Journal of Solid-State Circuits, VOL. 32, NO.2, pp. 289-291, Feb. 1997.
[29] Wei-Zen Chen, Chien-Liang Kuo, Chia-Chun Liu, “10 GHz quadrature-phase voltage controlled oscillator and prescaler ,” ESSCIRC 2003, 16-18 Sept. 2003.
[30] K. Sano et al., “50-Gbit/s 4-bit multiplexer/demultiplexer chip-set using InP HEMTs ,” Gallium Arsenide Integrated Circuit (GaAs IC) Symposium 2002. 24th Annual Technical Digest , 20-23 Oct. 2002.
[31] T. Nakura et al., “A 3.6-Gb/s 340-mW 16 :1 pipe-lined multiplexer using 0.18 μm SOI-CMOS technology ,” IEEE Journal of Solid-State Circuits, VOL. 32, NO.2, pp. 289-291, Feb. 1997.
[32] B. Razavi, “Design of integrated circuits for optical communications,” New York: McGraw-Hill, international Ed., 2003.
[33] Wei-Zen Chen, Meng-Chih Weng, “A 2.5Gbps serial-link data transceiver in a 0.35 μm digital CMOS technology ,” Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits 2004 , 4-5 Aug., 2004.
[34] R. Westcott, “testing digital data transmission system,” U. K. patent 1 281 390, 1972.
[35] CCITT Recommendation V.29 9600 bit per second modem standardized for use on point-to-point 4-wire leased telephone-type circuits.
[36] CCITT Recommendation O.150 Digital test patterns for performance measurements on digital transmissionequipment.
[37] CCITT Recommendation O.151 Error performance measuring equipment operating at the primary rate and above.
[38] CCITT Recommendation O.191 Equipment to measure the cell transfer performance of ATM connections.
[39] R. Malasani, C. Bourde , G. Gutierrez, “A SiGe 10-Gb/s multi-pattern bit error rate tester,” IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, pp.321-324 June 2003
[40] O. Kromat et al., “A 10Gb/s silicon bipolar IC for PRBS testing,” In Int. Solid-state Circuit conf. (ISSCC) 1996, Dig. Tech. papers,pp. 206-207.
[41] A. M. Shames, M. A. Bayoumi, “A novel high-performance CMOS 1-bit full-adder cell,” IEEE trans. on Circuit and System-II, vol. 47, No. 5, pp.478-481, 2000
[42] H. Takauchi et al., “A CMOS multichannel 10-Gbs transceiver,” IEEE Journal of Solid-State Circuits, vol.38, No. 12, pp. 2094-2100, 2003.
[43] H. S. Muthali et al., “A CMOS 10-Gbs SONET transceiver,” IEEE Journal of Solid-State Circuits, vol.39, No. 7, pp. 1026-1033, 2004.
[44] M. Meghelli et al., “A 0.18-μm SiGe BiCMOS receiver and transmitter chipset for SONET OC-768 transmission systems,” IEEE Journal of Solid-State Circuits, vol.38, No. 12, pp. 2147-2154, Dec. 2003.
[45] M. Bussmann et al., ” A 12.5 Gb/s Si bipolar IC for PRBS generation and bit error detection up to 25 Gb/s” 1993 IEEE ISSCC, pp.152 - 153, Feb. 1993.
[46] H. Wohlmuth et al., “A low power 13-Gb/s 2/sup 7/-1 pseudo random bit sequence generator IC in 120 nm bulk CMOS,”. SBCCI 2004. 17th Symposium on, 7-11 Sept. 2004 Page(s):233 - 236.
[47] A. Hajimiri, S. Limotyrakis, and T. H. Lee, “Jitter and phase noise in ring oscillators,” IEEE Journal of Solid-State Circuits, VOL. 34, NO.6, pp. 790-804, June 1999.
[48] Chengxin Liu, McNeill, J.A, “Jitter in oscillators with 1/f noise sources,” IEEE International Symposium on Circuits and Systems(ISCAS) 2004, VOL. 1, pp.I-773-6, May 2004.
[49] D. Kucharski, K. Kornegay, ” A 40Gb/s 2.5V 27-1 PRBS generator in SiGe using a low-voltage logic family ,” 2005 IEEE ISSCC, pp.340 – 341, Feb. 2005 |