以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：29

、訪客IP：18.224.66.18

姓名	葉秉君(Ping-Chun Yeh)  查詢紙本館藏	畢業系所	電機工程學系
論文名稱	BiCMOS矽鍺異質接面雙載子功率電晶體設計與高頻基板雜訊隔離之研究 (Study on SiGe Power HBT Design and High-Frequency Substrate Noise Isolation in BiCMOS Technology)
相關論文	★ 應用於筆記型電腦數位電視單極天線之研製 ★ 應用於數位機上盒與纜線數據機之電纜多媒體傳輸標準多工濾波器 ★ 印刷共面波導饋入式多頻帶與超寬頻天線設計 ★ 微波存取全球互通頻段前向匯入式功率放大器與高效率Class F類功率放大器暨壓控振盪器電路之研製 ★ 應用於矽基功率放大器與混頻器之傳輸線型變壓器研究 ★ 應用於V-頻段射頻收發機前端電路之低功耗源極注入式混頻器之研製 ★ 應用積體電路上方後製程與整合被動元件於互補式金氧半導體製程之系統封裝研究 ★ 應用fT-倍頻電路架構於毫米波壓控振盪器與注入鎖定除頻器之研製 ★ 應用傳輸線型變壓器於X/K–Ka/V頻段全積體整合之寬頻互補式金氧半導體功率放大器研製 ★ 應用於K / V 頻段低功耗混頻器之研製 ★ 應用於K/V頻段之低功耗CMOS低雜訊放大器之研究 ★ 應用於5-GHz CMOS射頻前端電路之低電壓自偏壓式混頻器與高線性化功率放大器之研製 ★ 應用於 K 頻段射頻接收機之寬頻低功耗 CMOS 低雜訊放大器之研製 ★ 應用磁耦合變壓器於K頻段之低功耗互補式金氧半導體壓控振盪器研製 ★ 應用於K頻段之單向化全積體整合功率放大器與應用於V頻段之寬頻功率放大器研製 ★ 應用於C/X頻段全積體整合之互補式金氧半導體寬頻低功耗降頻器與寬頻功率混頻器之研製
檔案	[Endnote RIS 格式]    [Bibtex 格式]    [相關文章]   [文章引用]   [完整記錄]   [館藏目錄]   [檢視]  [下載] 本電子論文使用權限為同意立即開放。 已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。 請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。
摘要(中)	射頻以及微波電路應用領域中，矽鍺異質接面雙載子電晶體(SiGe HBT)技術已成為具有競爭性的新技術，矽鍺異質接面電晶體技術主要的優點包括、優越的微波功率特性、製造便宜、高的熱傳導係數、可與互補式金屬氧化半導體(CMOS)結合成為整合度高的積體電路。近年來將矽鍺異質接面電晶體應用於未來無線通訊功率放大器也成為相當重要的解決方案與研究方向。此外對高整合度的無線通訊功率放大器產品而言，異質接面功率電晶體有兩個重要的規格:輸出功率(Pout)和功率附加效率(PAE)。其它功率電晶體特性如:增益(gain)、功率密度(power density)與熱穩定度(thermal stability)都應該達到規格與可靠度的要求。然而當異質接面雙載子電晶體操作在高的功率密度，元件的特性將會被電性上的安全操作範圍以及本身所產生的熱效應所限制住。對多射極異質接面雙載子電晶體(multi-finger HBT)而言，元件的接面溫度(junction temperature)上升除了會造成本身的功率損耗之外，還會經由熱耦合(thermal coupling)將熱傳導到鄰近的射極(emitter finger)。當某一特定的射極溫度上升時，將會吸引大部分的電流通過此特定射極，當溫度進一步上升此射極將會成為一個熱區(hot spot)，其它射極將導通越來越少的電流，最後此多射極異質接面雙載子電晶體將產生電流崩潰造成元件的熱不穩定特性產生。 此外，射頻系統單晶片(System-on-Chip: SoC)需要將射頻，類比及數位電路整合在相同的晶片上面，由數位邏輯電路所造成的不想要的切換雜訊會對許多高敏感度的高頻類比電路元件如低雜訊放大器(LNA)，壓控振盪器(VCO)產生雜訊擾動互相干擾。因此矽基板的雜訊耦合效應模型應用於射頻系統單晶片(SoC)上也受到相當大的重視與討論。 在第二章中，研究集極佈局設計對矽鍺異質接面雙載子功率電晶體電性與電熱特性行為的影響。提出了一個等效電路模型用來研究分析具有不同射極數目的功率電晶體電性與電熱特性行為，經由可靠度驗證結果顯示使用傳統的集極佈局元件(HBT-1)經由十秒的測試，元件就失效故障，主要原因是由於元件本身電熱效應所造成。在相同的測試條件下，使用最佳化的集極佈局元件(HBT-3, type III)可以超過一千秒。元件的大訊號功率特性量測是利用ATN負載-推拉系統操作條件為Class-AB頻率為5.8 GHz。因為HBT-3具有較低的集級電阻與在每個射極的電位差較均勻一致，可以避免元件的熱不穩定進一步造成電熱效應產生，因此HBT-3功率電晶體的功率特性優化指標(figure of merit: FOM) 比HBT-1高出179%。 在第三章中，研究不同射極距離(S)佈局設計對矽鍺異質接面雙載子功率電晶體功率特性的影響。利用第二章最佳化的集極佈局元件(type III)結構，研製兩顆具有相同射極面積(8 × 0.6 × 10m2)但不同射極距離的功率電晶體(HBT-1,HBT-2)。HBT-1和HBT-2的射極距離分別為2 m與5m，元件的大訊號功率特性量測同樣是使用ATN負載-推拉系統操作條件為Class-AB頻率為2.4 GHz。因為HBT-2具有較低的元件熱效應，因此HBT-2 功率電晶體的功率特性figure of merit (FOM) 比 HBT-1高出 50%。 在第四章中，根據第三章的結果，設計了一個最佳化射極面積為(8 × 0.6 × 10m2)的矽鍺異質接面雙載子電晶體單元晶胞(unit-cell)，利用組合八個功率單元晶胞設計成具有高功率密度與效率的功率電晶體。利用ATN負載-推拉系統操作條件為Class-AB頻率為2.4 GHz量測功率電晶體的大訊號功率特性量測。此功率電晶體的OP1dB達到27.3 dBm，輸出飽和功率為30 dBm換算功率密度為2.6 mW/m2，功率附加效率(PAE)為75%，功率增益為11.4 dB，OP3dB為29.0 dBm。此外此功率電晶體的輸入阻抗高達28歐姆，阻抗轉換比(輸入/系統)為0.56，因此對於必須用高品質係數電感組成的輸入匹配網路的需求將可以變成較有彈性。這個優點可以將此元件較容易的與其他以矽製程做成的高頻收發模組整合成射頻系統單晶片。 在第五章中，使用0.35 m SiGe BiCMOS 製程技術設計具有集級開路線性主動偏壓電路的S-Band高效率線性功率放大器。此放大器的輸出級功率電晶體晶胞是由34顆經過電性與熱分析的功率電晶體單位晶胞所組成。和傳統的主動偏壓電路相比較，將集級開路線性主動偏壓電路實施在輸出級功率電晶體晶胞可以改善功率放大器的功率增益、OP1dB、功率附加效率(PAE)與OIP3dB。 在第六章中，用S參數量測研究使用0.18 m SiGe BiCMOS製程技術設計的四種矽基板雜訊隔離結構。利用實驗與等效電路模擬分析不同的隔離結構包括由PN接面組成三面的絕緣牆(triple-wall p-n junction isolated walls)，深溝隔絕(deep trench isolation)與雙防護環結構(double P+ guard rings structure)。矽基板雜訊隔離結構B(structure B)可以明顯的降低基板雜訊低於-70 dB，頻率從低頻到20 GHz。矽基板雜訊隔離結C(structure C)可以明顯的降低基板雜訊低於-71 dB頻率到10 GHz 與-56 dB頻率從10 GHz到20 GHz. 建議雜訊隔離結構B(structure B)可應用於一般的射頻系統單晶片設計，雜訊隔離結構C(structure C)可應用於低於10 GHz較敏感的射頻積體電路設計。
摘要(英)	Silicon-germanium heterojunction bipolar transistors (SiGe HBTs) technology has emerged as a new contender for RF and microwave applications. The major advantages of SiGe HBT include its superior microwave power performance, low cost, high thermal conductivity, and compatibility for high-level integration with CMOS technology. It has recently attracted a great deal of attention as a promising solution for future wireless power amplifier (PA) applications. Furthermore, two of the most significant HBT power device specifications for highly integrated portable wireless products are the output power (Pout) and the power added efficiency (PAE). Specific characteristics of the power device, such as gain, power density, and thermal stability meet both performance and reliability requirements. However, when operating at a high power density, the ultimate limit on the performance of an HBT is affected by the electrical safe operation area (SOA) and the thermal effects. For a multifinger power device, the increase in junction temperature at any emitter finger not only dissipates the power, but also creates thermal coupling to the other fingers. If the junction temperature of a specified finger increases, it will continue to attract a greater share of the current. The temperature increases further and appears as a hot spot in this finger. In contrast, the remaining fingers draw less current and eventually cause a current collapse. As a result, thermal instability occurs. In addition, RF, analog and digital function blocks need to be integrated with System-on-Chip (SoC) on the same wafer, the substrate coupling model has attracted a lot of attention in SoC desgin. The unwanted switching noise generated by logic circuits causes disturbance and crosstalk to highly sensitive analog components, at high frequencies, such as LNA and VCO. Chapter 1 is the introduction to this paper. Chapter 2 presents the effect of collector layout geometry on the electrical and electro-thermal behaviors in SiGe HBT unit-cell. An equivalent circuit model is proposed to study the electrical and electro-thermal properties on different numbers of emitter fingers. The reliability testing results indicate that HBT-1 using the conventional (type I) layout reached failure mode after being stressed for 10 seconds, which was mainly attributed to the electro-thermal effect. HBT-3 (type III) using the optimized layout survived under the same reliability test for 1000 seconds. The on-wafer power characteristics were measured using ATN load-pull system under CW class-AB operation at 5.8 GHz, the HBT-3 unit-cell yielded an improvement in the power performance figure of merit (FOM) of 179% compared with that of HBT-1, which could be attributed to the fact that HBT-3 had a low collector resistance (RC), and a uniform difference in the △V in each finger, thereby preventing unwanted thermal instability caused by the electro-thermal effect. In chapter 3, the effect of geometry on the RF power performance of SiGe HBT unit-cells is investigated using various emitter finger spacings (S). Two unit-cells, which was designed based on the optimized layout structure (type III) in chapter 2 with the same emitter area of 8 × 0.6 × 10 m2, but with various S values are thoroughly discussed. The S values for the HBT-1 and the HBT-2 unit-cell are 2 m and 5 m, respectively. The on-wafer power characteristics were measured using ATN load-pull system under CW class-AB operations at 2.4 GHz, HBT-2 unit-cell yielded significant improvements in all power performance values compared with HBT-1. An approximately 50% improvement in FOM was achieved, which can be attributed to the fact that HBT-2 has a lower thermal effect than that of HBT-1. In chapter 4, an optimized layout of an eight unit-cells SiGe power HBT with emitter area of 8×0.6×10 m2 based on the results from chapter 3 (type III with S=5m) was designed for high power density and efficiency performance. The on-wafer power characteristics were measured using an ATN load-pull system under CW class-AB operations at 2.4 GHz. The power HBT achieved a 1-dB compression power (P-1dB) of 27.3 dBm and a saturation output power (Psat) of 30 dBm, which was equivalent to a power density of 2.6 mW/m2 for the emitter area. A high peak power added efficiency (PAEmax) of up to 75% was obtained, with a power gain of 11.4 dB at a P3-dB of 29.0 dBm. In addition, the real part of the source impedance (Rin) was measured to be as high as 28 Ω. The impedance transfer ratio, Rin/RSystem was only 0.56, which relaxes the need for a high quality passive component (inductor) for on-chip input matching. This advantage makes it easier for the HBT to be integrated with other silicon-based transceivers in an RF SoC design. In chapter 5, a SiGe HBT unit-cell using 0.35 m BiCMOS technology for an S-Band high efficiency linear power amplifier with an open collector adaptive bias linearizer was designed and fabricated. The electrical and thermal performance of the unit-cell was investigated, and then 34 unit-cells were combined as an output stage power device. An adaptive linearizer for the output stage was constructed using an open collector HBT bias circuit, which improved the Gp, output 1-dB compressed power (OP1dB), power added efficiency (PAE), and output third-order intermodulation point (OIP3) when compared to those of traditional adaptive bias circuits. In Chapter 6, four substrate noise isolation structures using standard 0.18 m SiGe BiCMOS technology were investigated using S-parameter measurements. The experimental and simulated results for different isolation structures, such as triple-wall p-n junction isolated walls, deep trench isolation, and double P+ guard rings structure, are presented. The proposed structure B significantly reduced substrate noise below -70 dB up to 20 GHz. The proposed structure C with an extra triple-wall junction achieved the best isolation at lower frequency range, which |S21| was less than - 71 dB from 50 MHz to 10.05 GHz, and - 56 dB from 10.05 GHz to 20.05 GHz. The structure B is good enough and recommends for general purpose RF circuit design whereas structure C can be used in highly sensitive RF circuit block below 10 GHz.
關鍵字(中)	★ 高頻基板雜訊隔離之研究 ★ 矽鍺異質接面雙載子功率電晶體設計	關鍵字(英)	★ BiCMOS ★ SiGe Power HBT ★ High-Frequency Substrate Noise Isolation
論文目次	摘要 i Abstract iv 誌謝 vii Table of contents viii List of tables x List of figures xi Chapter 1 Introduction 1 1-1 Motivation 1 1-2 Overview of SiGe HBTS 2 1-3 Thermal Properties of SiGe HBTS 4 1-4 Dissertation Organization 11 Chapter 2 The Effects of Collector Layout Geometry on the Electrical and Electro-thermal Behaviors in SiGe HBT Unit-Cell 13 2-1 Introduction 13 2-2 Device Fabrication and Design 14 2-3 Analysis of the Effects of Collector Geometry on Electrical and Electro-thermal Behaviors 15 2-4 Experiment Results and Discussion 29 2-5. Summary 42 Chapter 3 Optimum Emitter Layout on SiGe HBT Unit-cell for High Efficiency RF Power Amplifier Applications 43 3-1 Introduction 43 3-2 Device Fabrication and Design 43 3-3 The Effects of Device Geometry on fmax, Gp and Electro-thermal Behavior 46 3-4 Results and Discussion 53 3-5 Summary 66 Chapter 4 High Power Density, High Efficiency 1 Watt SiGe Power HBT for 2.4 GHz Power Amplifier Application 67 4-1 Introduction 67 4-2 Device Fabrication and Design 67 4-3 Results and Discussion 70 4-4 Summary 76 Chapter 5 High Performance SiGe HBT Unit-cell for S-Band Open Collector Adaptive Bias Power Amplifier Design 77 5-1 Introduction 77 5-2 Device Fabrication 78 5-3 Device Performance of SiGe HBT Unit-cell 78 5-4 Adaptive Linearization Technique and Circuit Design 82 5-5 Results and Discussion 84 5-6 Summary 87 Chapter 6 An Experimental Study on High-Frequency Substrate Noise Isolation in BiCMOS Technology 88 6-1 Introduction 88 6-2 Test Structures and Study Methods 89 6-3 Results and Discussion 93 6-4 Summary 94 Chapter 7 Conclusion and Future Work 96 7-1 Conclusion 96 7-1 Future Work 98 Reference 100 PUBLICTION LIST 105
參考文獻	[1] W. Liu, H. F. Chau and E. Beam III, “Thermal properties and thermal instabilities of InP-based heterojunction bipolar transistors,” IEEE Trans. Electron Devices, vol. 43, no. 3, pp. 388-395, March. 1996. [2] W. Liu, S. Nelson, D.G. Hill and A. Khatibzadeh, “Current gain collapse in microwave multifinger heterojunction bipolar transistors operated at very high power densities,” IEEE Trans. Electron Devices, vol. 40, no. 11, pp. 1917-1927, Nov. 1993. [3] L.L. Liu, and B. Bayraktaroglu, “Thermal stability analysis of AlGaAs/GaAs heterojunction bipolar transistors with multiple emitter fingers,” IEEE Trans. Electron Devices, vol. 41, no. 5, pp. 629-636, May. 1994. [4] K. Lu, and C.M. Snowden, “Analysis of thermal instability in multi-finger power AlGaAs/GaAs HBT's,” IEEE Trans. Electron Devices, vol. 43, no. 11, pp. 1799-1805, Nov. 1996. [5] W. Liu, and A. Khatibzadeh, “The collapse of current gain in multi-finger heterojunction bipolar transistors: its substrate temperature dependence, instability criteria, and modeling,” IEEE Trans. Electron Devices, vol. 41, no. 10, pp. 1698-1707, Nov. 1994. [6] Y. Zhu, J.K. Twynam, M. Yagura, M. Hasegawa, T. Hasegawa, Y. Eguchi, Y. Amano, E. Suematsu, K. Sakuno, N. Matsumoto, H. Sato and N. Hashizume, “Self-heating effect compensation in HBTs and its analysis and simulation,” IEEE Trans. Electron Devices, vol. 48, no. 11, pp. 2640-2646, Nov. 2001. [7] S. Heckmann, R. Sommet, J.M. Nebus, J.C. Jacquet, D. Floriot, P. Auxemery and R. Quere, “Characterization and modeling of bias dependent breakdown and self-heating in GaInP/GaAs power HBT to improve high power amplifier design,” IEEE Trans. Microwave Theory and Tech., vol. 50, no. 12, pp. 2811-2819, Dec. 2002. [8] K. Bardeen and W. H. Brattain, “The transistor, a semiconductor triode,” Phys. Rev., vol. 71, pp. 230, 1948. [9] W. Shockley, “The theory of p-n junction in semiconductor and p-n junction transistor,” Bell syst. Tech. J. vol. 28, pp. 435, 1949. [10] H. Kroemer, “Theory of a wide-gap emitter for transistors,” proc. IRE, vol. 45, no. 11, pp.1535-1537, Nov. 1957. [11] S.S. Iyer, G.L. Patton, S.S. Delage, S. Tiwari and J.M.C. Stork, "Silicon-germanium base heterojunction bipolar transistors by molecular beam epitaxy,” IEEE Int.Electron Devices Meet., pp. 874-876, 1987. [12] J.H. Comfort, G.L. Patton, J.D. Cressler, W. Lee, E.F. Carbbe, B.S. Meyerson, J.Y.-C. Sun, J.M.C. Stork, P.F. Lu, J.N. Burghartz, J. Warnock, G. Scilla, K.Y. Toh, M. D'Agostino, C. Stanis and K. Jenkins, "Profile leverage in self-aligned epitaxial Si or SiGe base bipolar technology,” IEEE Int.Electron Devices Meet., pp. 21-24, 1990. [13] E. Kasper, A. Gruhle and H, Kibbel, "High speed SiGe-HBT with very low base sheet resistivity,” IEEE Int.Electron Devices Meet., pp. 79-81, 1993. [14] E.F. Carbbe, B.S. Meyerson, J.M.C. Stork, and D.L. Harame, "Vertical profile optimization of very high frequency epitaxial Si and SiGe-base bipolar transistors,” IEEE Int.Electron Devices Meet., pp. 83-86, 1993. [15] A. Joseph, D. Coolbaugh, D. Harame, C. Freeman, S. Subbarma, M. Doherty, J. Bunn, C. Dickey, D. Greenberg, R. Groves, M. Meghelli, A. Rylyakov, M. Sorna, O. Schreiber, D. Herman and T. Tanji, "0.13 m 210GHz fT SiGe HBTs - expanding the horizons of SiGe BiCMOS,” IEEE Int.Solid-State Circ. Conf., pp. 180-182, 2002. [16] J. D. Cressler and Guofu. Niu: Silicon-Germanium Heterojunction Bipolar Transistors (Artech House, Boston．London 2002). [17] J. S. Rieh, D. Greenberg, Q. Liu, A.J. Joseph, G. Freeman and D.C. Ahlgren, “Structure optimization of trench-isolated SiGe HBTs for simultaneous improvements in thermal and electrical performances,” IEEE Trans. Electron Devices, vol. 52, no. 12, pp. 2744-2752, Dec 2005. [18] R.H. Winkler, “Thermal properties of high-power transistors,” IEEE Trans. Electron Devices, vol. 14, no. 5, pp. 260-263, May. 1967. [19] D.E. Dawson, A.K. Gupta and M.L. Salib, “CW measurement of HBT thermal resistance,” IEEE Trans. Electron Devices, vol. 39, no 10, pp. 2235-2239, Oct. 1992. [20] G.B. Gao, M.Z. Wang, X. Gui and H. Morkoc, “Thermal design studies of high-power heterojunction bipolar transistors,” IEEE Trans. Electron Devices, vol. 36, no. 5, pp. 854 – 863, May 1989. [21] C.W Kim, N. Goto and K. Honjo, “Thermal behavior depending on emitter finger and substrate configurations in power heterojunction bipolar transistors,” IEEE Trans. Electron Devices, vol. 45, no. 6, pp. 1190-1195, June 1998. [22] D.J. Walkey, D. Celo, T.J. Smy and R.K. Surridge, “A thermal design methodology for multifinger bipolar transistor structures,” IEEE Trans. Electron Devices, vol. 49, no. 8, pp. 1375-1383, Aug. 2002. [23] D.J. Walkey, T.J Smy, R.G. Dickson, J.S. Brodsky, D.T. Zweidinger and R.M. Fox, “Equivalent circuit modeling of static substrate thermal coupling using VCVS representation,” IEEE J. Solid-State Circuits, vol. 37, no. 9, pp. 1198-1206, Sep. 2002. [24] J. B. Johnson, A.J. Joseph, D.C. Sheridan, R.M. Maladi, P.-O. Brandt, J. Persson, J. Andersson, A. Bjorneklett, U. Persson, F. Abasi and L. Tilly, “Silicon-germanium BiCMOS HBT technology for wireless power amplifier applications,” IEEE J. Solid-State Circuits, vol. 39, no. 10, pp. 1605–1614 , Oct. 2004. [25] J. Deng, P.S. Gudem, L.E. Larson and P.M. Asbeck, “A high average-efficiency SiGe HBT power amplifier for WCDMA handset applications,” IEEE Trans. Microwave Theory and Tech., vol. 53, no. 2, pp. 529-537, Feb. 2005. [26] M. Racanelli and P. Kempf, “SiGe BiCMOS technology for RF circuit applications,” IEEE Trans. Electron Devices, vol. 52, no. 7, pp. 1259-1270, July. 2005. [27] D.Y.C. Lie, J. Lopez and J.F. Rowland, “Highly efficient class E SiGe power amplifier design for wireless sensor network applications,” IEEE BCTM, pp. 160-163, 2007. [28] F.P. Wang, D.F. Kimball, D.Y. Lie, P.M. Asbeck and L.E. Larson, “A monolithic high-efficiency 2.4-GHz 20-dBm SiGe BiCMOS envelope-tracking OFDM power amplifier,” IEEE J. Solid-State Circuits, vol. 42, no. 6, pp. 1271–1281 , June. 2007. [29] U.R. Pfeiffer and D. Goren, “A 20 dBm fully-integrated 60 GHz SiGe power amplifier with automatic level control,” IEEE J. Solid-State Circuits, vol. 42, no. 7, pp. 1455–1463 , July. 2007. [30] K. Nellis and P.J. Zampardi, “A comparison of linear handset power amplifiers in different bipolar technologies,” IEEE J. Solid-State Circuits, vol. 42, no. 7, pp. 1746–1754 , Oct. 2004. [31] G. Wang, H-C. Yuan and Z. Ma,“Ultrahigh-performance 8-GHz Power HBT,” IEEE Electron Devices Letters, vol 27, no. 5, pp. 371-373, May. 2006. [32] G-B. Gao, H. Morkoc and M.-C.F. Chang, “Heterojunction bipolar transistor design for power applications,” IEEE Trans. Electron Devices, vol. 39, no. 9, pp. 1987-1997, Sept. 1992. [33] G. Wang, H.-C. Yuan and Z. Ma, “On the scaling of emitter stripes of SiGe power HBTs,” Semiconductor Science and Technology, vol. 22, pp. S84-S88, 2007. [34] C-H. Lin, Y-K. Su, Y-Z. Juang, C-F. Chiu, S-J. Chang, J. F. Chen and C-H. Tu, “The optimized geometry of the SiGe HBT power cell for 802.11a WLAN applications,” IEEE Microwave and Wireless Components Letters, vol. l17, no. 1, pp. 49-51, Jan. 2007. [35] W. Liu: Handbook of III-V Hetrojunction Bipolar Transistors (Wiley, New York, 1998) Chap. 8, p.632. [36] C.P. Lee, F.H.F. Chau, W. Ma and N. L. Wang, “The safe operating area of GaAs-based heterojunction bipolar transistors,” IEEE Trans. Electron Devices, vol. 53, no. 11, pp. 2681-2688, Nov. 2006. [37] K.D. Hobart, F.J. Kub, N.A. Papanicoloau, W. Kruppa and P.E. Thompson, “Si/Si1-xGex heterojunction bipolar transistors with high breakdown voltage,” IEEE Electron Devices Letters, vol. 16, no. 5, pp. 205-207, May. 1995. [38] Z. Ma and N. Jiang, “On the operation configuration of SiGe HBTs based on power gain analysis,” IEEE Trans. Electron Devices, vol. 52, no. 2, pp. 248-255, Feb. 2005. [39] A. S. Peng, K. M. Chen, G. W. Huang, M. H. Cho, S. C. Wang, Y. M. Deng, H. C. Tseng and T. L. Hsu, “Temperature effect on power characteristics of SiGe HBTs,” IEEE MTT-S Int. Microwave Symp. Digest, pp. 1955-1958, 2004. [40] International Technology Roadmap for Semiconductors (ITRS), System Drivers (2003). p. 15. 2003 Edition. [Online]. Available: http://www.itrs.net/Links/2003ITRS/SysDrivers2003.pdf [41] Z. Ma, S. Mohammadi, P. Bhattacharya, L. P. B. Katehi, S. A. Alterovitz and G. E. Ponchak, “A high-power and high-gain X-band Si/SiGe/Si heterojunction bipolar transistor,” IEEE Trans. Microwave Theory and Tech., vol. 50, no. 4, pp. 1101-1108, April. 2002. [42] W. Liu: Handbook of III-V Hetrojunction Bipolar Transistors (Wiley, New York, 1998) Chap. 10, p.632. [43] M. Versleijen, R. Dekker, v.d. Einde and A. Pruijmboom, “Low-voltage high-performance silicon RF power transistors,” IEEE MTT-S Int. Microwave Symp. Digest, pp. 563-566, 1995. [44] K.D. Hobart, F.J. Kub, N.A. Papanicoloau, E.Kruppa and P.E. Thompson, “Si/Si1-xGex heterojunction bipolar transistors with high breakdown voltage,” IEEE Electron Devices Letters, vol. 16, no. 5, pp. 205-207, May. 1995. [45] W. Liu: Handbook of III-V Hetrojunction Bipolar Transistors (Wiley, New York, 1998) Chap. 8, p.632. [46] S. M. Sze: Modern Semiconductor Device Physics (Wiley, New York, 1998) Chap. 1, p.11. [47] R. Sampathkumaran and K. P. Roenker, “Effects of self-heating on the microwave performance of SiGe HBTs,” Solid-State Electron, vol. 49, no. 8, pp. 1292-1296, August. 2005. [48] G.-B. Gao, H. Morkoc and M.-C.F. Chang, “Heterojunction bipolar transistor design for power applications,” IEEE Trans. Electron Devices, vol. 39, no. 9, pp. 1987-1997, Sept. 1992. [49] F. van Rijs, R. Dekker, H. A. Visser, H. G. A. Huizing, D. Hartskeerl, P. H. C. Magnee and R. Dondero, “Influence of output impedance on power added efficiency of Si-bipolar power transistors,” IEEE MTT-S Int. Microwave Symp. Digest, pp. 1945-1948, 2000. [50] M. Iwamoto, C.P. Hutchinson, J.B. Scott, T.S. Low, M. Vaidyanathan, P.M. Asbeck and D.C. D'Avanzo “Optimum bias conditions for linear broad-band InGaP/GaAs HBT power amplifiers,” IEEE Trans. Microwave Theory and Tech., vol. 50, no. 12, pp. 2954-2962, Dec. 2002. [51] A. Schuppen, S. Gerlach, H. Dietrich, D. Wandrei, U. Seiler and U. Konig S, “1-W SiGe power HBTs for mobile communication,” IEEE Microwave and Wireless Components Letters, vol. 6, no. 9, pp. 341-343, Sept. 1996. [52] J. N. Burghartz, J. O. Plouchart, K. A. Jenkins, C. S. Webster and M. Soyuer, “SiGe power HBT's for low-voltage, high-performance RF application,” IEEE Electron Devices Letters, vol. 19, no. 4, pp. 103-105, April. 1998. [53] X. Zhang, C. Saycocie, S. Munro and G. Henderson, “A SiGe HBT power amplifier with 40% PAE for PCS CDMA applications,” IEEE MTT-S Int. Microwave Symp. Digest, pp. 857-860, 2000. [54] J. B. Johnson, A. J. Joseph, D. Sheridan and R. M. Malladi, “SiGe BiCMOS technologies for power amplifier applications,” GaAs IC Symp, pp. 179-182, 2003. [55] N. Jiang, Z. Ma, G. Wang, P. Ma, and M. Racanelli,“3-W SiGe power HBTs for wireless applications,” Elsevier Sci.: Mater. Sci. Semicond. Process., vol 8, no. 1-3, pp. 323-326, 2005. [56] K. Yamauchi, K. Mori, M. Nakayama, Y. Itoh, Y. Mitsui and O. Ishida, “A novel series diode linearizer for mobile radio power amplifiers,” IEEE MTT-S Int. Microwave Symp. Digest, pp. 831-834, 1996. [57] T. Yoshimasa, M. Akagi, N. Tanba and S. Hara, “An HBT MMIC power amplifier with an integrated diode linearizer for low-voltage portable phone applications,” IEEE J. Solid-State Circuits, vol. 33, no. 9, pp. 1290–1296, Sept. 1998. [58] Y.S. Noh and C-S. Park, “PCS/W-WCDMA dual-band MMIC power amplifier with a newly proposed linearizing bias circuit,” IEEE J. Solid-State Circuits, vol. 37, no. 9, pp. 1096–1099, Sept. 2002. [59] J. Cha, Y. Yang, B. Shin and B. Kim, “An adaptive bias controlled power amplifier with a load-modulated combining scheme for high efficiency and linearity,” IEEE MTT-S Int. Microwave Symp. Digest, pp. 81-84, 2003. [60] J.H. Kim, Y.S. Noh and C.S. Park, “MMIC power amplifier adaptively linearized with RF coupled active bias circuit for W-CDMA mobile terminals applications,” IEEE MTT-S Int. Microwave Symp. Digest, pp. 2209-2212, 2003. [61] K.C. Lin, T.Y. Yang, K.Y. Chen and H.K. Chiou, “High efficiency open collector adaptive bias SiGe HBT differential power amplifier,” IEICE Trans Electron, pp. 1704-1707, 2006. [62] M. Pfost, P. Brenner, T. Huttner and A. Romanyuk, “An experimental study on substrate coupling in Bipolar/BiCMOS technologies,” IEEE J. Solid-State Circuits, vol. 39, no. 10, pp. 1755–1763, Oct. 2004. [63] K.H. To, P. Welch, S. Bharatan, H. Lehning, T.L. Huynh, R. Thoma, D. Monk, W.A. Huang and V. Ilderem, “Comprehensive study of substrate noise isolation for mixed-signal circuits,” IEEE Int.Electron Devices Meet., pp. 22.7.1-22.7.4, 2001. [64] G.A. Rezvani and Jon Tao, “Substrate isolation in 0.18 m CMOS technology,” IEEE International Conference on Microelectronic Test Structures, pp. 131–136, April. 2005. [65] D. Kosaka, M. Nagata, Y. Hiraoka, I. Imanishi, M. Maeda, Y. Murasaka and A. Iwata,“ Isolation strategy against substrate coupling in CMOS mixed-signal/RF circuits,” Symposium on VLSI Circuits Digest of Technical Papers, pp. 276–279, June. 2005. [66] Wen-Kuan Yeh; Shuo-Mao Chen and Yean-Kuen Fang, “Substrate noise-coupling characterization and efficient suppression in CMOS technology,” IEEE Trans. Electron Devices, vol. 51, no. 5, pp. 817-819, May. 2004.
指導教授	邱煥凱(Hwann-Kaeo Chiou)	審核日期	2008-7-17
推文	facebook   plurk   twitter   funp   google   live   udn   HD   myshare   reddit   netvibes   friend   youpush   delicious   baidu
網路書籤	Google bookmarks   del.icio.us   hemidemi   myshare