D.E. Swanson, “Forty years and looking forward,” Semiconductor International, vol. 11, no. 1, January 1988.
 A. Christou, Integrating Reliability into Microelectronics Manufacturing, John Wiley & Sons, Chichester, 1994.
 Technology Roadmap for Integrated Circuits used in Critical Applications, [Online] Available http://www.sandia.gov/eqrc/critical/critical.html, Septem -ber 1998.
 E.R. Hnatek, Integrated Circuit Quality and Reliability, 2nd Edition, Marcel Dekker, Inc., New York, 1995.
 C.F. Hawkins and J.M. Soden, “Electrical Characteristics and Testing Considerations for Gate Oxide Shorts in CMOS ICs,” Proc. International Test Conference, Philadelphia, PA, pp. 544-555, 1985.
 C.F. Hawkins and J.M. Soden, “Reliability and Electrical Properties of Gate Oxide Shorts in CMOS ICs,” Proc. International Test Conference, Washington, DC, pp. 443-451, 1986.
 M.H. Woods, “MOS VLSI Reliability and Yield Trends,” Proceedings of IEEE, vol.74, no. 12, pp.1715-1729, December 1986.
 T. Kim and W. Kuo, “Modeling Manufacturing Yield and Reliability,” IEEE Trans. on Semiconductor Manufacturing, Vol. 12, No. 4, pp. 485-492, November 1999.
 M. Syrzycki, “Modelling of Spot Defects in MOS transistors,” Proc. International Test Conference, Washington, DC, pp.148-157, 1987.
 P. Simon, J.M. Luchies, and W. Maly, “Identification of Plasma-Induced Damage Conditions in VLSI Designs,” IEEE Trans. on Semiconductor Manufacturing, vol. 13, no. 2, pp.136-144, May 2000.
 T. Brozek, V.R. Rao, A. Sridharan, J.D. Werking, Y.D. Chan, and C.R. Viswanathan, “Charge Injection Using Gate-Induced-Drain-Leakage Current for Characterization of Plasma Edge Damage in CMOS Devices,” IEEE Trans. on Semiconductor Manufacturing, vol. 11, no. 2, pp.211-216, May 1998.
 J.C. Lee, I. Chen, and C. Hu, “Modelling and Characterization of Gate Oxide Reliability,” IEEE Trans. on Electron Devices, vol. 35, no. 12, pp. 2268-2278, December 1988.
 K.F. Schuegraf and C. Hu, “Effects of Temperature and Defects on Breakdown Lifetime of Thin SiO2 at Very-Low Voltages,” Proc. IEEE International Reliability Physics Symp., San Jose, CA, pp.126-135, 1994.
 W. Kuo, W-T.K. Chien, and T. Kim, Reliability, Yield, and Stress Burn-in, A Unified Approach for Microelectronics Systems Manufacturing and Software Development, Kluwer Academic Publishers, Boston, 1998.
 T. Barrette, M. Stover and E. Sugasawara, “Evaluation of Early Failure Screening Methods,” Dig. of Papers, 1996 International Workshop on IDDQ Testing, Washington, DC, pp.14-17, 1996.
 R. Kawahara, O. Nakayama, and T. Kurasawa, “The Effectiveness of IDDQ and High Voltage Stress for Burn-in Elimination,” Dig. of Papers, International Workshop on IDDQ Testing, Washington, DC, pp.9-13, 1996.
 A.W. Righter, C.F. Hawkins, J.M. Soden, P. Maxwell, “CMOS IC Reliability Indicators and Burn-in Economics,” Proc. International Test Conference, Washington, DC, pp.194-203, 1998.
 T.Y.J. Chang and E.J. McCluskey, "SHOrt Voltage Elevation (SHOVE) Test for Weak CMOS ICs," Proc. VLSI Test Symposiums, Monterey. pp. 446-451, 1997.
 T.Y.J. Chang and E.J. McCluskey, "SHOrt Voltage Elevation (SHOVE) Test," Dig. of Papers, IEEE International Workshop on IDDQ Testing, Washington, DC, pp. 45-49, 1996.
 M.A. Khalil and C.L. Wey, “High-Voltage Stress Test Paradigms of Analog CMOS ICs for Gate-Oxide Reliability Enhancement,” Proc. IEEE VLSI Test Symposium, pp. 333-338, 2001.
 C.L. Wey, “Design of Stressability of Analog ICs for Gate-Oxide Reliability Enhancement,” Proc. IEEE International Mixed-signal Testing Workshop, Spain, 2003.
 MOSIS parametric test results at http://www.mosis.org/cgi-bin /cgiwrap/umosis/ swp/params/hp-amos14tb/t07k-params.txt
 M.A. Khalil, Extreme-Voltage Stress Test of Analog CMOS ICs for Gate-Oxide Reliability Enhancement,” Ph.D. Dissertation, Department of Electrical and Computer Engineering, Michigan State University, 2002.
 C.L. Henderson, Time Dependent Dielectric Breakdown of Semiconductor Reliability, IEEE, UK, 2002.
 D. L. Crook, “Method of Determining Reliability Screens for Time Dependent Reliability Breakdown,” Proc. IEEE International Reliability Physics Sympo -sium, pp.1-4, 1979.
 M. Kimura, “Field and Temperature Acceleration Model for Time-Dependent Dielectric Breakdown,” IEEE Transactions on Electron Devices, Vol.46, No. 1, pp.220-229, Jan. 1999.
 T.Y.J. Chang and E.J. McCluskey, "SHOrt Voltage Elevation (SHOVE) Test for Weak CMOS ICs," Proc. VLSI Test Symposiums, pp. 446-451, 1997.
 R. Rajsuman, “Iddq testing for CMOS VLSI,” Proc. IEEE Volume 88, Issue 4, pp.544 – 568, 2000.
 M.A. Khalil and C.L. Wey, “Extreme-Voltage Stress Vector Generation of Analog CMOS ICs for Gate-Oxide Reliability Enhancement,” Proc. International Test Conference, Baltimore, MD, pp. 348-357, 2001.
 E.R. Hnatek, A Realistic View of VLSI Burn-in, IEEE, 1989.
 C. Hu and Q. Lu, “A Unified Gate Oxide Reliability Model,” Proc. IEEE Int’l Reliable Physics, pp.47-51, 1999.
 J.W. McPherson, J. Kim, A. Shanware, H. Mogul, and J. Rodriguez,“ Trends in the Ultimate Breakdown Strength of High Dielectric-Constant Materials,” IEEE Trans. on Electron Devices, Vol. 50, No.8, pp.1771-1778, August 2003.
 Mixed Signal Benchmark Operational Amplifier netlist, [Online] Available http://faculty.washington.edu/manisoma/madtest/benchmarks/OpAmp.htm, April 2001.
 C.G. Huang, "Design of Low-power CMOS Static RAMs". M.S. Thesis, Department of Electrical Engineering, National Taiwan University, 1998.
 K.H. Cheng, C.W. Lai, Y.L. Lo, “A CMOS VCO for 1V, 1GHz PLL Applica -tions,” Proc. IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, pp.150-153, August 2004.
 C.H. Park and B. Kim, ”A Low-noise 900 MHz VCO in 0.6 μm CMOS” Proc. Symp. on VLSI Circuits, pp.28-29, June 1998.
 M. Renovell, J.M. Galliere, F. Azais and Y. Bertrand “Boolean and current detection of MOS transistor with gate oxide short,” Proc. International Test Conference, pp. 1039-1048, 2001.
 C.L. Wey and M.Y. Liu, “Stress Test Pattern Generation for Analog CMOS ICs,” Proceeding of VLSI/CAD Symposium, Ken-ding, Taiwan, Aug. 2004.
 C.L. Wey and M.Y. Liu; and S. Quan, “Stress Test of CMOS SRAMs for Reliability Enhancement,” Proc. IEEE International Mixed-Signal Test Workshop, Cannes, France, 2005.
 C.L. Wey, M.Y. Liu and S. Quan; “Reliability Enhancement of CMOS SRAMs,” Proc. IEEE Memory Technology, Design, and Testing Workshop, Taipei, 2005.
 C.L. Wey and M.Y. Liu, “Burn-In Stress Test of Analog CMOS ICs,” Proc. IEEE, Asian Test Symposium, Ken-ding, Taiwain, Nov. 2004.