2.5Gbps串列收發器設計

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：12

、訪客IP：3.145.119.199

姓名

郭世雄(shin-Syong Guo) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

2.5Gbps串列收發器設計
(Design of CMOS Transmitter Circuit for 2.5Gbps NRZ Data Transmission)

相關論文

★ 一種應用於觸控液晶顯示器的新型嵌入式開關	★ 多重相位之延遲鎖定迴路倍頻器設計與分析
★ 具低抖動與可適應式頻寬之自我偏壓鎖相迴路設計	★ 應用於串列傳輸之2.5GB/s CMOS 超取樣資料回復電路
★ 全數位任意責任週期之同步映射延遲電路	★ 全數位式互補金屬氧化半導自我取樣延遲線電路用於時脈抖動量測
★ 500MHz,30個相位輸出之鎖相迴路應用於三倍超取樣時脈回復系統	★ 設計於90奈米製程輸出頻率為100MHz-1GHz之具可適應性頻寬鎖相迴路
★ 高解析度可變動責任週期之同步複製延遲電路	★ 奈米CMOS晶片內序列傳輸之接收器
★ 奈米CMOS晶片內序列傳輸之送器	★ 基於鎖相迴路之多重相位脈波產生器
★ 低能量時脈儲存元件之分析、設計與量測	★ 具有預先增強器之Gbps串列連結傳送器及全數位超取樣資料回復器
★ 應用於10Gbps晶片系統傳輸鏈之低抖動自我校準鎖相迴路設計	★ 使用高精準度電流偵測技巧之高轉換效能同步互補式金氧半降壓切換式穩壓器

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

摘要
最近幾年網路以及電腦運算速度的演進的帶動下，興起一股朝向資料傳輸和高速串列資料通訊研究的潮流。由PCI 1.0演進至目前的PCI-Express，正說明了在高資料量傳輸時傳統平行介面技術逐漸由串列介面技術所取代。然而串列傳輸技術過去主要用於光纖通訊並用來取代PC板上高速匯流排。串列傳輸技術由一種分時多工、點對點的通訊技術，即在發送端將低速的平行訊號轉換為高速的串列信號。在接收端再將高速列列信號重新轉換為低速的平行訊號。
本論文著重在有線(wire)或匯流排的串列資料傳輸的應用(例如USB2.0、IEEE1394b、SERIAL-ATA、PCI-EXPRESS)，並以PCI-Epress之規格做為實現之目標。本論文利用多重相位鎖相鎖路之時脈特性對串列器做出時間上的區分，達到分時多工的目地將平行資料轉換成串列訊號。在輸出終端方面，由於傳輸線的效應在高速訊號的完整性有著重大的影響。故本論文利用精準的比較電壓控制調整負載的阻抗，使輸出驅動器具有50歐姆阻抗使之與50歐姆傳輸線匹配。
本論文以TSMC 0.18μm 1P6M CMOS製程來實現，工作電壓為1.8V。其串列發射器可操作在2.5Gps，其輸料資料眼圖抖動符合PCI-Express 1.0a所規範。測試晶片操作於2.5Gps資料率時，功率消耗為91.24mW，晶片面積(包含PAD)為685μm×685μm。

摘要(英)

Design of CMOS Transmitter Circuit for 2.5Gps NRZ Data Transmission
Abstract
Under the development of the network and computer operated speed in recent years, a trend of data transmission and studying at high-speed serial communication is growing. It is pointed out that the high-speed serial link interface is replacing gradually the conventional parallel bus interface in large data transmission by the development of PCI bus from PCI 1.0 to PCI-Express. The serial link technique is used at the optical communication in the past. However, it replaces the high-speed parallel data bus. The serial link technique is the time division multiplex (TDM) and point-to-point technique. It means that the low-speed parallel signals are transferred to the high-speed serial signal at the transmitter end and the high-speed serial signal is transferred to the low-speed parallel signals at the receiver end.
This thesis focuses on the application of wire communication or serial link data transmission interface and takes the specification of PCI-Express as the objective in implementation. This work uses the multi-phase clock to generate the serial signal. In the output driver end, there is a large influence on the signal integrity due to the transmission line effect. So, this work achieves the well impedance match by adjusting the load. This thesis implements the transmitter chip fabricated in a TSMC 0.18μm CMOS technology. The transmitter operates at 2.5Gbps with 1.8V supply and the chip area is 685μm×685μm. The whole chip power consumption is 91.24mW.

關鍵字(中)

★ 串列器
★ 發射器

關鍵字(英)

★ serial
★ tramsmitter

論文目次

Contents
Chapter 1 Introductions 1
1.1 Era of Data Transmission 1
1.2 Thesis Organization 2
Chapter 2 Fundamental of Serial Links 3
2.1 Parallel Links and Point-to-Point Links 3
2.1.1 BUS Links 3
2.1.2 Point-to-Point Links 7
2.1.3 Serial Links versus Parallel 9
2.2 The Concept of Signal Integrity 12
2.2.1 Transmission Line 13
2.2.2 Reflection 16
2.2.3 Termination 19
2.3 Output Driver 21
2.3.1 Push-Pull Voltage-Mode Driver 22
2.3.2 Pull-Down Current-Mode Driver 23
2.3.3 Differential Current-Mode Driver 24
Chapter 3 Transmitter System Architecture 26
3.1 Architecture of Serial Links Transceiver 26
3.1.1 Transmitter Architecture 28
3.2 PRBS Generation and Data Synchronization 30
3.2.1 PRBS generation 30
3.2.2 Data Synchronization 31
3.3 Serializer 33
3.4 Current-mode Driver and On-Chip termination 37
3.4.1 CML Output Structure 37
3.4.2 AC-coupling CML circuit 39
3.4.3 On-Chip Termination Circuit 41
3.5 Multi-Phase Clock Generator Architecture 46
3.6 Simulation Result 47
3.6.1 Transmitter 48
3.6.2 On-Chip Termination 51
3.6.3 Multi-Phase Clock Generator 54
3.6.4 Transmitter Chip Measurement Result 56
Chapter 4 Conclusion & Future Work 60
4.1 Conclusion 60
4.2 Future Work 61
Reference 63

參考文獻

Reference
[1] H.Johnson, M. Graham, "High-Speed Digitial Design --- A Handbook of Black Magic," Prentice-Hall, Inc. 1993.
[2] Tom Granberg, "Handbook of Digital Techniques For High-Speed Design" Prentice-Hall, Inc. 2004.
[3] Hong-Gee Huang, "Transmission Line Termination Methodology for Digital Signal Transmission," NCU Thesis. 1999.
[4] Shao-Ming Chang, "A 2.5V, 0.35um, 2.5Gbps transceiver design," NCU Tesis. 2001.
[5] K. J. Wong, H. Hatamkani, M. Mansuri, C. K. Yang, "A 27-mW 3.6-Gb/s I/O Transceiver," IEEE Journal of Solid-State Crcuits, 2004
[6] B. Razavil, "Design of Integrated Circuits for Optical Communications," McGraw-Hill, 2003
[7] Chang, K.-Y.K.; Wei, J.; Li, S.; Li, Y.; Donnelly, K.; Huang, C.; Sidiropoulos, S. "A 0.4-4 Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs" Symposium on VLSI Circuits Digest of Technical Papers, 2002.
[8] Chih-Kong Ken Yang; Ramin Farjad-Rad; Horowitz, M.A. "A 0.5-μm CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling" IEEE Journal of Solid-State Circuits, 1998.
[10] PCISIG GROUP, "PCI-ExpressTM Base Specification Revision 1.0a"
[11] Farjad-Rad, R.; Yang, C.-K.K.; Horowitz, M.A. "A 0.3-μm CMOS 8-Gb/s 4-PAM serial link transceiver," IEEE Journal of Solid-State Circuits, 2000.
[12] Lee, M.-J.E.; Dally, W.J.; Chiang, P. "Low-power area-efficient high-speed I/O circuit techniques," IEEE Journal of Solid-State Circuits, 2000.
[13] K. Koo, J. Seo, J. Kim, "Digitally tuneable on-chip resistor in CMOS for high-speed data transmission," 2003. ISCAS '03 Proceedings of the 2003 International Symposium on Circuits and Systems, 2003.
[14] H.B. Bakoglu, "Circuits, Interconnections, and Packaging for VLSI," Addison-Wesley Publication Company, 1990.
[15] K. Donnelly, "A 660 MB/s interface megacell portable circuit in 0.3μm-0.7μm CMOS ASIC," 1996 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.290-291, Feb. 1996.
[16] M. Galles, et al., "Spider: a high-speed network interconnect," IEEE Micro, vol.17, no.1, pp. 34-39, Jan.-Feb. 1997.
[17] N. Kushiyama, et al., "A 500-megabyte/s data-rate 4.5M DRAM," IEEE Journal of Solid-State Circuits, vol.28, no.4, pp. 490-498, Apr. 1993.
[18] E. Reese, et al., "A Phase-tolerant 3.8GB/s data-communication router for a multi-processor supercomputer backplane," 1994 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.296-297, Feb. 1994.
[19] A. Mu, et al., "A 285 MHz 6-port Plesiochronous Router Chip with Non-Blocking Cross-Bar Switch" Proceedings of 1996 IEEE Symposium on VLSI Circuits, pp.136-137, Jun. 1996.
[20] J. Kusin, et al., "The Stanford FLASH Multiprocessor," Proceedings of the 21st International Symposium on Computer Architecture, ISCA-94, pp. 274-284.
[21] N. McKeown, "Tina Tera: A Packer Switch Core," IEEE Micro, vol.17, no.1, pp.26-33, Jan.-Feb. 1997.
[22] F. Tobagi, "Fast Packet Switch Architectures for Broad" Proceedings of the IEEE,vol.78, no.1, pp.133-167, Jan. 1990.
[23] K.H. Cheng, et al., "A Dual-slope Phase Frequency Detector and Charge Pump Architecture to Achieve Fast Locking of Phase-Locked Loop," IEEE Trans. on Circuits and Systems Part II, Analog and Digital Signal Processing. Vol.50, pp. 892-896. Nov. 2003.
[24] K.H. Cheng, et al., "A Low-power High-driving Ability Voltage Control Oscillator Used in PLL," International Journal of Electronics, vol. 91, no. 6, pp. 361-375, June 2004.
[25] K.H. Cheng, et al., "A Fast-Lock DLL with Power-On Reset Circuit," IEICE Trans. on Fundamentals, Vol.E87-A No.9, pp.2210-2220, Sep. 2004.
[26] R. Mooney, et al., "A 900Mb/s bidirectional signaling scheme," IEEE Journal of Solid-State Circuits, vol.30, no.12, pp.1538-1543, Dec. 1995.
[27] T. Takahashi, et al., "A CMOS Gate Array with 600Mb/s Simutaneous Bidirectional I/O Circuits," IEEE Journal of Solid-State Circuits, vol.30, no.12, pp.1544-1546, Dec 1995.

指導教授

鄭國興(Kuo-Hsing Cheng)

審核日期

2005-7-20

推文