|| S. P. Jeng, M.-C. Chang, and R. H. Havemann, “Process integration and manufacturing issues for high performance interconnect,” in MRS Symp. Proc. Adv. Metallization for Devices and Circuits, 1994, pp. 25–31.|
 J. Cong, T. Kong and D.Z. Pan, "Buffer block planning for interconnect-driven floorplanning," IEEE International Conference on Computer Aided Design, 1999, pp. 358-363.
 A. Nalamalpu and W. Burleson, "Quantifying and mitigating the effects of repeater placement constraints on interconnect performance," IEEE Trans. VLSI Systems, pp. 24-32, 1995.
 H.B. Bakoglu and J.D. Meindl, "Optimal interconnection circuits for VLSI," IEEE Trans. Electron Devices, pp. 903-909, 1985.
 C.J. Alpert, "Wire segmenting for improved buffer insertion," IEEE Design Automation Conference, 1997, pp. 588-593.
 J. Lillis, C.K. Cheng and T. Lin, "Optimal wire sizing and buffer insertion for low power and a generalized delay model," IEEE journal of Solid State Circuits, pp. 437-446, 1996.
 A. Nalamalpu and W. Burleson, "Repeater insertion in deep sub-micron CMOS : Ramp-based analytical model and placement sensitivity analysis," IEEE International Symposium on Circuits and Systems, 2000, pp. 766-769.
 V. Adlerand and E.G. Friedman, "Repeater design to reduce delay and power in resistive interconnect," IEEE Trans. Circuits and Systems - II, pp. 607-616, 1998.
 Y.I. Ismail and E.G. Friedman, "Effects of inductance on the propagation delay and repeater insertion in VLSI circuits," IEEE Trans. Very Large Scale Integration (VLSI) Systems, pp. 195-206, 2000.
 D.W. Dobberpuhl et. Al., "A 200-MHz 64-b dual-issue CMOS microprocessor," IEEE Journal of Solid State Circuits, pp. 1555-1567, 1992.
 D. Sylvester and K. Keutzer, "Getting to the bottom of deep submicron II : A global paradigm," Proceedings of IEEE International Symposium on Physical Design, 1999, pp. 193-200.
 Z. Pan, L. He, et. Al., "Interconnect design for deep submicron ICs," Proceedings of IEEE Conference on Computer Aided Design, 1997, pp. 478-485.
 D. Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips," IEEE journal of Solid-State Circuits, vol. 29, pp. 663-670, June 1994.
 G. Chandra, P. Kapur and K. C. Saraswat, "Scaling trends for the on chip power dissipation," Proc. of the IEEE 2002 International Interconnect Technology Conference, 2002, pp. 154-156.
 A. Maheshwari, W. Burleson, “Differential current-sensing for On-Chip interconnects,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, Vo.12, Issue:12, pp. 1321 – 1329, Dec.2004.
 H. Zhang, V. George and J. M. Rabaey, “Low-Swing On-chip Signaling Techniques : Effectiveness and Robustness," IEEE Trans. VLSI Systems, pp. 264-272, 2000.
 K. Lee, S.J. Lee, S.E. Kim, “A 51mW 1.6GHz on-chip network for low-power heterogeneous SoC platform,” IEEE International Solid-State Circuits Conference, vol.1, 2004, pp. 152 – 518.
 Y. Ismail, E. Friedman, and J. Neves. “Figures of Merit to Characterize the Importance of On-Chip Inductance,” IEEE Trans. VLSI systems, vol. 7, no. 4, pp. 442-449, Dec. 1999.
 R. Ho, K. Mai, M. Horowitz, “Efficient on-chip global interconnects,” IEEE VLSI Circuits, June 2003, pp. 271 – 274.
 Semiconductor Industry Association, “International Technology Roadmap for Semiconductors 2001 Update,” 2001.
 E. Seevinck, P.J. van Beersand and H. Ontrop, "Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's," IEEE Journal of Solid-State Circuits, pp. 525-536, 1991.
 A. Mahcshwari and W. Burleson. "Current Sensing Techniques for Global Interconnects in Very Deep Submicron(VDSM) CMOS," In Proceedings of IEEE Computer Society Workshop on VLSI, April 2001.
 C. K. K. Yang, “Design of High-Speed Serial Links in CMOS,” Sponsored by Center for integrated Systems, Sun Microsystems, and LSI Logic Inc, 1998.
 M. L. Mui; K. Banerjee, A. Mehrotra, “A global interconnect optimization scheme for nanometer scale VLSI with implications for latency, bandwidth, and power dissipation,” IEEE Trans. Electron Devices, vol. 51, Issue: 2 pp. 195 – 203, Feb. 2004,.
 C. Svensson, “Optimum voltage swing on on-chip and off-chip interconnect,”
IEEE Journal of Solid-State Circuits, Vol.36, Issue: 7, pp. 1108 – 1112, July 2001.
 R. Bashirullah,. W. Liu, R. Cavin, ”Delay and power model for current-mode signaling in deep submicron global interconnects,” Proceedings of the IEEE Custom Integrated Circuits Conference, May 2002, pp. 513 – 516.
 H. Oguey and E. Vittoz. CODYMOS frequency dividers achieve low power consumption and high frequency. Electronic Letters, pp. 386-387, Aug. 1973.
 L. Luo, J. Wilson, S. Mick, J. Xu, P. Franzon, and L. Zhang, “3Gb/s AC-Coupled chip-to-chip communication using a Low-Swing pulse receiver,” IEEE International Solid-State Circuits Conference, Feb 6-10. 2005.
 J. H. Huang, “Phase-locked loop based multi-phase clock generator,” M.S. dissertation, Dep. Elec. Eng., National Central University of Taiwan, July. 2005.