參考文獻 |
References
[1]. K. B. Ashby, I. A. Kuollias, W. C. Finley, J. J. Bastek, and S. Moinian, “High Q inductor for wireless applications in a complementary silicon bipolar process,” IEEE J. Solid-State Circuits, vol. 33, pp. 4-9, Jan. 1996.
[2]. J. R. Long and M. A. Copeland, “The modeling, characterization, and design of monolithic inductors for Silicon RF ICs,” IEEE J. Solid-State Circuits, vol. 32, pp. 257-369, March 1997.
[3]. A. Niknejad and R. Meyer, “Analysis, design, and optimization of spiral inductors and transformers for Si RF ICs,” IEEE J. Solid-State Circuits, vol. 33, pp. 1470-1481, Oct. 1998.
[4]. J. N. Burghartz, D. C. Edelstein, M. Souyer, H. A. Ainspan, and K. A. Jenkins, “RF circuit aspects of spiral inductors on Silicon,” IEEE J. Solid-State Circuits, vol. 33, pp. 2028-2034, Dec. 1998.
[5]. C. P. Yue and S. Simon, “On-chip spiral inductors with pattern ground shields for Si-based RF ICs,” IEEE J. Solid-State Circuits, vol. 33, no. 5, pp. 743-752, May 1998.
[6]. Paolo Arcioni, Rinaldo Castello, Giuseppe De Astis, Enrico Sacchi and Francesco Svelto, “Measurement and Modeling of Si Integrated Inductors” IEEE Trans. Microwave Theory and Techniques, vol. 47, no. 5, Oct. 1998.
[7]. Chen, Y. E., Bien, D., Heo, D., Laskar, J., “Q-Enhancement of Spiral Inductor with N+ Diffusion Patterned Ground Shields,” Microwave Symp. Digest, IEEE MTT-s International, vol.2, pp.1289-1292.
[8]. Kenneth O, “Estimation methods for quality factors of inductors fabricated in silicon integrate circuit process technologies,” IEEE J. Solid-State Circuits, vol. 33, pp. 1249-1252, Aug. 1998.
[9]. S.-M. Yim, T. Chen, and K. O, “The effects of a ground shield on the characteristics and performance of spiral inductors,” IEEE J. Solid-State Circuits, vol. 37, pp. 237-244, Feb.2002.
[10]. K. Kim and K. O., “Characteristics of an integrated spiral inductor with an underlying n-well,” IEEE Trans. Electron Devices, vol.44, no. 9, pp. 1565-1567, Sept. 1997.
[11]. Kiat T. Ng, Behzard Rejaei and Joachim N. Burghartz, “Substrate Effect in Monolithic RF Transformers on Silicon,” IEEE Trans. Microwave Theory and Techniques, vol. 50, no. 1, pp. 377-383, Jan. 2002.
[12]. H. Yoshida, H. Suzuki, Y. Kinoshita, H. Fujii and T. Yamazaki, “An RF BiCMOS process using high fSR spiral inductor with premetal deep trenches and a dual recessed bipolar collector sink,” International Electron Devices Meeting , pp. 213 – 216, Dec. 1998.
[13]. J.J. Zhou and D. J. Allstot, “Monolithic transformers and their application in a differential CMOS RF low-noise amplifier,” IEEE J. Solid-State Circuits, vol. 33, no.12, pp. 2020-2027, Dec. 1998.
[14]. J Long, “Monolithic transformers for silicon RF IC design,” IEEE J. Solid-State Circuits, vol. 35, pp. 1368-1382, Sept. 2000.
[15]. M. Danesh and J. Long, “Differential driven symmetric microstrip inductors,” IEEE Trans. Microwave Theory and Techniques, vol. 50, no. 1, Jan. 2002.
[16]. W. Simburger, H.-D. Wohlmuth, P. Weger, and A. Heintz, ”A monolithic transformer coupled 5-W silicon power amplifier with 59% PAE at 0.9 GHz,” IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1881-1892, Dec. 1999.
[17]. A. Zolfaghari, A. Chan and B. Razavi, “Stacked inductors and transformers in CMOS technology,” IEEE J. Solid-State Circuits, vol. 36, pp. 620-628, Apr. 2001.
[18]. C- C. Tang, C-H. Wu, S-I. Liu, “Miniature 3-D inductors in standard CMOS process,” IEEE J. Solid-State Circuits, vol. 37, no. 4, pp. 471-480, April 2002.
[19]. S. S. Mohan, M. M. Hershenson, S. P. Boyd and T. H. Lee, “Simple Accurate Expressions for planer Spiral Inductances,” IEEE J. Solid-State Circuits, vol. 34, no.10 pp.1419-1424, Oct. 1999.
[20]. Yu Cao, Robert A. Groves, Xuejue Huang, Noah D. Zamdmer, Jean-Olivier Plouchart, Richard A. Wachnik, Tsu-Jae king and Chenming Hu, “Frequency-Independent Equivalent-Circuit Model for On-chip spiral Inductors” IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 419-426, March, 2003.
[21]. J. Craninckx and M. Steyaert, “A 1.8Hz Low-Phase-Noise CMOS VCO using Optimized Hollow Inductors,” IEEE J. Solid-State Circuits, vol. 32, pp. 736-744, May 1997.
[22]. Eun-Chul Park, Yun-Seok Choi, Jun-Bo Yoon, Songcheol Hong and Euisik Yoon, “Fully Integrated Low Phase-Noise VCOs With On-chip MEMS Inductors”, IEEE Trans. Microwave Theory and Techniques, vol. 51, no. 1, pp. 289-296, Jan. 2003.
[23]. Yorgos K. K. and Yannis P., “Systematic Analysis and Modeling of Integrated Inductors and Transformers in RF IC Design”, IEEE Trans. Circuits and Systems, Vol. 47, no. 8, pp.699-713, Aug. 2000.
[24]. Kare T. Christensen and Allan Jorgensen, “Easy Simulation and Design of On-Chip Inductors in Standard CMOS Processes,” IEEE International Symposium on Circuits and Systems, vol. 4, 31 May-3 June, pp. 360 – 364, 1998.
[25]. D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, “Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits,” IEEE J. Solid-State Circuits, vol. 28, pp. 420-430, Apr. 1993.
[26]. John T. Colvin, and Saket S. Bhatia, and Kenneth K. O, “Effect of Substrate Resistances on LNA Performance and a Bondpad Structure for Reducing the effects in a Silicon Bipolar Technology”, IEEE J. Solid-State Circuits, vol. 3428, pp. 1339-1344, Sep. 1999.
[27]. Kleveland, B.; Diaz, C.H.; Vook, D.; Madden, L.; Lee, T. H. and Wong, S.S., “ Exploiting CMOS reverse interconnect scaling in multigigahertz amplifier and oscillator design” IEEE J. Solid-State Circuits, vol. 36, pp. 1480-1488, Oct. 2001.
[28]. Kleveland, B. et al., “50GHz Interconnect Design in Standard Silicon Technology,” IEEE MTT Symposium, June 1998, pp. 1913-1916.
[29]. Adem Aktas and Mohammed Ismail, “Pad De-Emdedding in RF CMOS”, IEEE Circuits and Devices Magazine, vol.17, pp.8-11, May 2001.
[30]. Tajinder Manku, “Microwave CMOS-Device Physics and Design” IEEE J. Solid-State Circuits, vol. 34, pp. 277-285, March 1999.
[31]. P. H. Woerlee et al., “RF-CMOS performance trends,” IEEE Trans. Electron Devices, vol. 48, no. 8, pp. 1776-1782, Aug. 2001.
[32]. Qiuting Huang, Francessco Piazza, Paolo Orsatti and Tatsuya Ohguro, “The Impact of Scaling Down to Deep Submicron on CMOS RF circuits,” IEEE J. Solid-State Circuits, vol. 33, pp. 1023-1036, July 1998.
[33]. Christian C. Enz and Yuhua Cheng, “MOS Transistor Modeling for RF IC Design,” IEEE Trans. On Solid-state Circuits, vol. 35, no. 2, pp. 186-201, Feb. 2000.
[34]. Sohrab Emami, Chinh H. Doan, Ail M. Niknejad, and Robert W. Brodersen, “Large-Signal Millimeter-Wave CMOS Modeling with BSIM3,” IEEE Radio Frequency Integrated Circuits Symposium, pp. 163-166, 2004.
[35]. Troels Emil Kolding, “On-wafer Calibration Techniques for Giga-Hertz CMOS Measurements,” International Conference Microelectronic Test Structures on 15-18, pp.105-110, March 1999.
[36]. Troels Emil Kolding, Ole Kiel Jensen and Torben Larsen, “Ground-Shielded Measuring Technique for Accurate On-wafer Characterization of RF CMOS Devices” International Conference Microelectronic Test Structures on 13-16, pp.246-251, March 2000.
[37]. Bahl I. J., “High performance Inductors,” IEEE Trans. Microwave Theory Tech., Vol. 49, April 2001, pp. 654-664.
[38]. B. Razavi, RF Microelectronics, Prentice Hall,1998.
[39]. T. H. Lee, The Design of CMOS Radio Frequency Integrated Circuits. Cambridge University Press, 1998.
[40]. H. Samavati, A. Hajimiri, A. R. Shahani, G. N. Nasserbakht, and T. H. Lee, “Fractal capacitors,” IEEE J. Solid-State Circuits, vol.33, pp. 2035-2041, Dec.1998.
[41]. Roberto Aparicio, and Ali Hajimiri “Capacity Limits and Matching Properties of Integrated Capacitors,” IEEE J. Solid-State Circuits, vol.37, pp. 384-393, March.2002.
[42]. H. Hashemi, and A. Hajimiri, “Concurrent Multiband Low-Noise Amplifers Theory, Design, and Applications,” IEEE Transactions on Microwave Theory and Techniques, Jan. 2002, no.1, vol. 50, pp. 288-301.
[43]. Axel Schmidt and Stephane Catala, “A Universal Dual Band LNA Implementation in SiGe Technology for Wireless Applications”, IEEE J. Solid-State Circuits, vol.36, no.7, pp. 1127-1131, July 2001.
[44]. S.S. Mohan, M. del Mar Hershenson, S.P. Boyd, and T.H. Lee, “Bandwidth Extension in CMOS with Optimized On-Chip Inductors,” IEEE J. Solid-State Circuits, vol. 35, pp. 346-355, March 2000.
[45]. S. Andersson, C. Svensson, and O. Drugge, “Wideband LNA for a multistandard wireless receiver in 0.18 μm CMOS,” European Solid-State Circuits, pp.655 – 658, Sept. 2003.
[46]. D.K. Shaeffer, T.H. Lee, “A 1.5V, 1.5 GHz CMOS Low Noise Amplifier,” IEEE Journal of Solid-State Circuits, vol.32, no.5, , pp.745-759, May 1997.
[47]. Jin-pil Kim, Yong-Hun Oh, Jin-Young Choi and Sang-gug Lee, “A 5.8-GHz LNA with Image Rejection and Gain Control Based on 0.18-um CMOS” IEEE Microwave and Optical Technology Letters, vol.38, no. 6, Sept. 2003.
[48]. Hirad Samavati, Hamid R. rategh and Thomas H. Lee, “A 5-GHz CMOS Wireless LAN Receiver Front End”, IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 765-772, May 2000.
[49]. P. Sullivan, B. Xavier, and W. Ku, “An integrated CMOS distributed amplifier using packaging inductance,” IEEE Trans. Microwave Theory Tech., vol. 45, pp. 1969-1975, Oct. 1997.
[50]. B. Kleveland, R. Gupta, D. Vook, L. Madden, T. Lee, and S. Wong, “Monolithic CMOS distributed CMOS Distributed Amplifier”, IEEE International Solid-State Circuits Conference, Dig. Tech. Paper, pp. 70-71, 1999.
[51]. B. M. Ballweber, R. Gupta, and D. J. Allstot, “A fully intergrated 0.5G-5.5GHz CMOS distributed Amplifier”, IEEE J. Solid-State Circuits, vol. 35, no. 2, pp. 231-239, Feb. 2000.
[52]. B. M. Frank, A. P. Freundorfer, and Y. M. M. Antar, “Performance of 1-10-GHz Traveling Wave Amplifiers in 0.18-um CMOS”, IEEE LMWC, vol. 12, no. 9, pp. 327-329. Sep. 2002.
[53]. H. Ahn et al, “A 0.5-8.5GHa Fully Differential CMOS Distributed Amplifier”, IEEE Journal of Solid-State Circuits, vol.37, no. 8, Aug.2002, pp. 985-993, Aug. 2002.
[54]. K. Krishnamurthy, R. Vetury, S. Keller, Umesh Mishra, Mark J. W. Rodwell and Stephen I. Long, “Broadband GaAs MESFET and GaN HEMT Resistance Feedback Power Amplifiers”, IEEE Journal of Solid-State Circuits, vol.35, no. 9, Sept. 2000, pp. 1285-1291.
[55]. S. Krishnan, D. Mensa, J. Guthrie, S. Jaganathan, T. Mathew, R. Girish, Y. Wei and Mark J. W. Rodwell, “Broadband Lumped HBT amplifiers”, IEEE Electronics Letters vol. 36, no.5, pp.466-467, March 2000.
[56]. Tae Wook kim, Bonkee Kim, and Kwyro Lee, “Highly Linear Receiver Front-End Adopting MOSFET Transconductance Linearization by Multiple Gated Transistors”, IEEE Journal of Solid-State Circuits, vol.39, no.1, pp. 223-229, Jan. 2004.
[57]. Baree, A.H., Robertson, I.D. and Bharj, J.S, “MMIC SSB frequency translators with image-rejection for satellite transponder applications”, Microwave and Millimeter-Wave Monolithic Circuits Symposium, pp. 221 – 224, May 1995.
[58]. L. A. MacEachern, E. Abou-Allam, L. Wang, and T. Manku, “Low voltage mixer biasing using monolithic integrated transformer de-coupling”, IEEE Int. Symposium on Circuits and Systems, vol. 2, pp. 180-183, June 1999.
[59]. M. Tiebout, and T. Liebermann, “A 1V fully integrated CMOS transformer based mixer with 5.5dB gain, 14.5dB SSB noise figure and 9dBm input IP3” Conference on European Solid State Circuits, pp.16-18 Sept. 2003.
[60]. C. Hermann, M. Tiebout, and H. Klar, “ A 0.6-V 1.6-mW transformer-based 2.5-GHz downconversion mixer with +5.4-dB gain and -2.8-dBm IIP3 in 0.13-/spl mu/m CMOS” IEEE Transactions on Microwave Theory and Techniques, Vol.53, pp. 488 – 495, Feb. 2005.
[61]. S.-G. Lee and J.-K. Choi, “Current-reuse bleeding mixer”, Electronics Letters, Vol.36, No 8, pp.696-697, April 2000.
[62]. Moon-Su Yang, Seung-Min Oh and Sang-Gug Lee, “Low power fully differential frequency doubler”, Electronics Letters, Vol.39, No 19, April. 2003.
[63]. Moon-Su Yang, Hye-Ryoung Kim, and Sang-Gug Lee, “A 900MHz low voltage low power highly linear mixer for direct-conversion receivers”, IEEE International Conference on Electronics, Circuits and Systems,Vol.3, pp.974 – 977, Dec. 2003.
[64]. L. Sheng, J. Jensen, and L. Larson, “A wide-bandwidth Si/SiGE HBT direct conversion sub-harmonic mixer/downcoverter,” IEEE J. Solid-state Circuits, vol. 35, pp. 1329-1337, Sept. 2000.
[65]. T. Yamaji et al., “An I/Q active balanced harmonic mixer with IM2 cacellers and a 45 degree phase shifter,” IEEE J. Solid-State Circuits, vol. 33, pp. 2240-2246, Dec. 1998.
[66]. Zhaofeng Zhang, Louis Tsui, Zhiheng Chen and Jack Lau, “A CMOS Self-Mixing-Free Front-End for Direct Conversion Applications,” IEEE International Symposium on Circuits and Systems, vol. 4, pp. 386-389, May 2001.
[67]. Upadhyaya P., Rajashekharaiah M. and Deukhyoun Heo, “A 5.6-GHz CMOS doubly balanced sub-harmonic mixer for direct conversion -zero IF receiver,” IEEE Workshop on Microelectronics and Electron Devices, pp. 129-130, 2004.
[68]. Sanghoon kang, Byouggi Choi and Bumman Kim, “Linearity Analysis of CMOS for RF Application,” IEEE Trans. on Microwave Theory and Techniques, vol. 51, no. 3, March 2003.
[69]. Bonkee Kim, Jin-Su Ko and Kwyro Lee, “A New Linearization Technique for MOSFET RF Amplifier Using Multiple Gated Transistors,” IEEE Microwave and Guided Wave Letters, vol. 10, no. 9, Sept. 2000.
[70]. T. P. Liu, “5GHz CMOS Radio Transceiver Front-End Chipset,” IEEE J. Solid-State Circuits, vol. 35, pp. 1927-1933, Dec. 2000.
[71]. H. Samavati, “A 5GHz CMOS Wireless LAN Receiver LAN Receiver Front-End,” IEEE J. Solid-State Circuits, vol.35, pp. 765-772, May 2000.
[72]. B. Razavi, “A study of phase noise in COMS oscillators,” IEEE J. Solid-State Circuit, vol. 31, pp.331-343, Mar. 1996.
[73]. E. Hegazi, H. Sjoland, and A. Abidi, “A filtering techquine to lower LC oscillator phase noise,” IEEE J. Solid-State Circuits, vol. 36, pp. 1921-1930, Dec. 2001
[74]. Roberto Aparicio and A. Hajimiri, “A Noise-Shifting Differential Colpitts VCO,” IEEE J. Solid-state Circuits, vol.37, pp.1728-1736, June 2002.
[75]. A. Hajimiri and T. H. Lee, “A general theory of phase noise in electrical oscillators,” IEEE J. Solid-State Circuits, vol. 33, pp. 179-194, Feb. 1998.
[76]. D. Ham and A. Hajimiri, “Concepts and methods in optimization of integrated LC VCOs,” IEEE J. Solid-state Circuits, vol.36, pp.896-909, June 2001.
[77]. A. Hajimiri and T. H. Lee, “Design issues in CMOS differential LC oscillators,” IEEE J. Solid-state Circuits, vol. 34, pp.717-724, May 1999.
[78]. Chinh H. Doan, Sohrab Emami, Ali M. Niknejad and Robert W. Brodersen, “Millimeter-Wave CMOS Design”, IEEE J. Solid-state Circuits, vol. 40, pp.144-155, Jan. 2005.
[79]. Y. K. Chu and H. R. Chuang, “A fully integrated 5.8GHz U-NII band 0.18-μm CMOS VCO,” IEEE Microwave Wireless Components Letter, vol. 13, no. 7, pp. 287-289, Jul. 2003.
[80]. Ming-Da Tsai, Yi-Hsien Cho and Huei Wang, “A 5-GHz Low Phae Noise Differential Colpitts CMOS VCO,” IEEE Microwave Wireless Components Letter, vol. 15, no. 5, pp. 327-329, Jul. 2005.
[81]. Taeksang Song et al., “A 5GHz Transformer-coupled CMOS VCO Using Bias-Level shifting Technique,” IEEE RFIC Symposium. pp. 127-130, 2004.
[82]. Jishnu Bhattacharjee, Debanjan Mukherjee, Edward Gebara, Sebastien Nuttinck and Joy Laskar, “A 5.8 GHz Fully Integrated Low Power Low Phase Noise CMOS LC VCO for WLAN Applications,” in IEEE RFIC Symposium. pp. 475-478, 2002.
[83]. T. P. Liu, “A 6.5-GHz monolithic CMOS voltage-controlled oscillator,” in Proc. ISSCC, pp. 404-405, 1999.
[84]. C. Lam and B. Razavi, “A 2.6-GHz/5.2-GHz CMOS voltage-controlled oscillator,” in Proc. ISSCC, pp. 402-403, 1999.
[85]. Peter Kinget, “A Fully Integrated 2.7V 0.35μm CMOS VCO for 5GHz Wireless Applications,” in Proc. ISSCC, pp. 226-227, 1998.
[86]. Nikolay T. Tchamov, Tero Niemi,and Niko Mikkola, “High-Performance Differential VCO Based on Armstrong Oscillator Topology,” IEEE J. of Solid-State Circuits, vol. 36, no. 1, pp. 139-141, Jan. 2001.
[87]. Paavo Väänänen, Mikko Metsänvirta and Nikilay T. Tchamov, “A 4.3-GHz VCO with 2-GHz Turning Range and Low Phase Noise,” IEEE J. of Solid-State Circuits, vol. 36, no. 1, pp. 142-146, Jan. 2001.
[88]. Cheon Soo Kim, Piljae Park, Joung-Woo Park, Nam Hwang, and Hyun Kyu Yu, “Deep Trench Guard Technology to Suppress Coupling between Inductors in silicon RF ICs,” Microwave Symp. Digest, IEEE MTT-s International, vol.3, pp.1873-1875. May 2001.
[89]. John R. Long and Mina Danesh, “A Uniform Compact Model for Planar RF/MMIC Interconnect, Inductors and Transformers,” Bipolar/BiCMOS Circuits and Technology Meeting, pp.167-170. Oct. 2001. |