具低抖動與可適應式頻寬之自我偏壓鎖相迴路設計

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：28

、訪客IP：3.145.156.46

姓名

賴敬文(Ching-Wen Lai) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

具低抖動與可適應式頻寬之自我偏壓鎖相迴路設計
(Design of Low-Jitter Adaptive Bandwidth PLL Based on Self-Biased Techniques)

相關論文

★ 一種應用於觸控液晶顯示器的新型嵌入式開關	★ 多重相位之延遲鎖定迴路倍頻器設計與分析
★ 2.5Gbps串列收發器設計	★ 應用於串列傳輸之2.5GB/s CMOS 超取樣資料回復電路
★ 全數位任意責任週期之同步映射延遲電路	★ 全數位式互補金屬氧化半導自我取樣延遲線電路用於時脈抖動量測
★ 500MHz,30個相位輸出之鎖相迴路應用於三倍超取樣時脈回復系統	★ 設計於90奈米製程輸出頻率為100MHz-1GHz之具可適應性頻寬鎖相迴路
★ 高解析度可變動責任週期之同步複製延遲電路	★ 奈米CMOS晶片內序列傳輸之接收器
★ 奈米CMOS晶片內序列傳輸之送器	★ 基於鎖相迴路之多重相位脈波產生器
★ 低能量時脈儲存元件之分析、設計與量測	★ 具有預先增強器之Gbps串列連結傳送器及全數位超取樣資料回復器
★ 應用於10Gbps晶片系統傳輸鏈之低抖動自我校準鎖相迴路設計	★ 使用高精準度電流偵測技巧之高轉換效能同步互補式金氧半降壓切換式穩壓器

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

隨著超大型積體電路設計在速度的效能上快速的增加，而現在的單位面積中所包含的電晶體越來越多，所導致的延遲相對提昇，在晶片組設計中精確的時序脈波是必須的，尤其目前朝向單晶片系統設計(System-On-a-Chip Design)，在不同的子電路方塊當中常常會發生工作相位不同，或時脈偏斜(clock skew)所造成時脈不同步現象而嚴重威脅系統運作的正確性，而有誤動作的情況發生，因此，在主時脈進入子電路方塊之前通常會利用鎖相迴路(PLL)作相位校準的動作，使得所有晶片內各子電路的工作時脈同相位。
而鎖相迴路在設計上最大的挑戰，除了像低抖動(low jitter)、快速鎖定、低功率消耗等效能上的改善外，固定的電路參數限制使得一般的鎖相迴路僅能使用在特定規格上系統，降低了其應用性。而頻寬(Wn)、相位邊限(phase margin)和阻尼因素(damping factor)等等系統參數，決定了鎖相迴路整個系統的抖動(jitter)和穩定度(stability)。本論文針對鎖相迴路電路上的限制，利用數學公式的推導，找出迴路參數間的關係，再利用Time to Digital Converter (TDC)、programmable current mirror等外加電路，設計出具有寬範圍操作的鎖相迴路。頻寬可隨不同的狀態去調整，使抖動的影響降到最低；而相位邊限和阻尼因素的固定可確保鎖相迴路的穩定性。
本篇論文以TSMC 0.18μm 1P6M CMOS 製程來實現，工作電壓為1.8V。鎖相迴路的輸入參考頻率為5MHz-100MHz，輸出的操作頻率為100MHz-1GHz，週期抖動(period jitter)均小於輸出頻率的1.8%，而在操作頻率為1GHz、除頻器除數為200的狀態下，功率消耗為26.86mW。

摘要(英)

When the efficiency of the speed with the very large-scale integrated (VLSI) circuit increases fast, there are more and more transistors in the unit area, because of these, the timing delay is promoted relatively. The accurate clock is necessary in chip design, especially the SOC (System-On-a-Chip Design ) is developed, however, there is often phase error or clock skew which generates asynchronous phenomenon in different sub-circuit blocks, and it always causes mistakes to affect accuracy of the system. In this reason, the phase locked loop (PLL) is used to correct the clock phase when the major clock inputs the sub-circuit, and it can lead the operation clock of the sub-circuit into the same clock phase.
The challenge in designing the PLL, besides the improvement of the performance like low jitter, fast locking, and low power consumption, the restrictions of fixed loop parameters make the normal PLL just used in the specific standards, and that reduces the applications of the PLL. The loop parameters such as loop bandwidth, phase margin and damping factor must be adjusted to minimize jitter and to guarantee stability. According to the restrictions of the PLL, this thesis employs formula derives to find the relationship between the loop parameters. Furthermore, we use time to digital converter (TDC), programmable current mirror (PCM) to design a PLL that has wide range applications. In the proposed circuit, the loop bandwidth can adjust in different states, and the fixed phase margin and damping factor can keep the stability of the PLL.
We use the TSMC 0.18μm 1P6M CMOS process with 1.8-volt supply voltage in this thesis. The input reference frequency is 5MHz-100MHz, the output operation frequency is 100MHz-1GHz, and the period jitter is less than 1.8% of the output frequency. The power consumption of the proposed PLL is 26.86mW at 200 multiplication factor, 1GHz operation frequency.

關鍵字(中)

★ 鎖相迴路
★ 寬範圍操作

關鍵字(英)

★ wide range
★ adaptive bandwidth
★ pll

論文目次

Chapter 1 Introduction 1
1.1 Motivation 1
1.2 Function of The Adaptive Bandwidth 2
1.3 Thesis Overview 3
Chapter 2 The Concept of Phase-Locked Loop 4
2.1 PLL Background Theory 4
2.2 PLL Building Blocks 5
2.2.1 Phase Frequency Detector (PFD) 5
2.2.2 Charge Pump (CP) 7
2.2.3 Loop Filter (LF) 8
2.2.4 Voltage-Controlled Oscillator (VCO) 9
2.2.5 Frequency Divider (FD) 10
2.3 High Performance PLL Examples 11
2.3.1 A Dual-Slope Phase Frequency Detector and Charge Pump Architecture to Achieve Fast Locking of Phase-Locked Loop 12
2.3.2 A Low-Power Adaptive Bandwidth PLL and Clock Buffer With Supply-Noise Compensation 14
2.3.3 Self-Biased High-Bandwidth Low-Jitter 1-to-4096 Multiplier Clock Generator PLL 17
Chapter 3 Adaptive Bandwidth PLL Design Flow 21
3.1 PLL Linear Model Analysis 21
3.1.1 Third Order PLL Model 22
3.1.2 PLL Behavioral Model Simulation 26
3.2 PLL Noise Sources Analysis 28
3.3 Operating Principle of The Proposed PLL 30
3.3.1 Quantitative Analysis of The Proposed PLL 30
3.3.2 Design Strategy of The Proposed PLL 33
3.4 Behavior Model Simulation of The Proposed PLL 35
3.5 Summary 38
Chapter 4 Adaptive Bandwidth PLL Circuit Realization 39
4.1 Architecture of The Proposed PLL 39
4.1.1 Phase Frequency Detector (PFD) 40
4.1.2 Charge Pump (CP) 42
4.1.3 Voltage Controlled Oscillator (VCO) 44
4.1.4 Loop Filter (LF) 47
4.1.5 Programmable Divider (PD) 48
4.1.6 Time to Digital Converter (TDC) 50
4.1.7 Programmable Current Mirror (PCM) 53
4.2 Simulation Results and Layout 54
4.2.1 Output Frequency: 100MHz; Multiplication Factor: 5, 20 54
4.2.2 Output Frequency: 500MHz; Multiplication Factor: 5, 100 56
4.2.3 Output Frequency: 1GHz; Multiplication Factor: 10, 200 58
4.2.4 Layout and the Specification Table 60
Chapter 5 Conclusions and Future Works 63
References 64

參考文獻

[1] I. A. Young, J. K. Greason, and K. L. Wong, “A PLL clock generator with 5 to 110 MHz of lock range for microprocessors,” IEEE J. Solid-State Circuits, vol. 27, pp. 1599-1607, Nov. 1992.
[2] J. Alvarez, H. Sanchez, G. Gerosa, and R. Countryman, “A wide bandwidth low-voltage PLL for power PCTM microprocessors,” IEEE J. Solid-State Circuits, vol. 30, pp. 383-391, Apr. 1995.
[3] R. Bhagwan and A. Rogers, “A 1 GHz dual-loop microprocessor PLL with instant frequency shifting,” in IEEE Proc. ISSCC, San Francisco,CA, pp.336-337, Feb. 1997.
[4] B. Razavi, ”Design of Analog CMOS Integrated Circuit,” New York: McGraw-Hill, 2001.
[5] F. M. Gardner, “Charge-pump phase-locked loops,” IEEE Trans. Commun., vol. COM-28, pp.1849-1858, Nov. 1980.
[6] R.E. Best, “Phase-Locked Loops,” Second Ed., New York: McGraw-Hill, 1993.
[7] F. M. Gardner, “Phaselock Techniques,” Second Ed., New York: Wiley & Sons, 1979.
[8] B. Razavi, Monolithic phase-locked loops and clock recovery circuits: theory and design, IEEE press, 1996.
[9] Tang, Y. and Ismail, M.; Bibyk, S., “Adaptive Miller capacitor multiplier for compact on-chip PLL filter” Electronics Letters, vol. 39, Issue: 1, pp. 43-45, Jan. 2003.
[10] H.-H. Chang and J.-C. Wu, “A 723-MHz 17.2-mw CMOS progaommable counter,” IEEE J. Solid-State Circuits, vol.33, pp.1572-1575, Oct. 1998.
[11] Larsson, P., ” High-speed architecture for a programmable frequency divider and a dual-modulus prescaler,” IEEE J. Solid-State Circuits, vol.31, pp.744-748, May 1996.
[12] K.-H. Cheng, W.-B. Yang, and C.-M. Ying, “A dual-slope phase frequency detector and charge pump architecture to achieve fast locking of phase-locked loop,” IEEE J. Transactions on Circuits and Systems, vol.50, pp. 892-896, Nov. 2003.
[13] Inchul Hwang, Soonsub Lee, Sangwon Lee, and Soowon Kim, “A digitally controlled phase-locked loop with fast locking scheme for clock synthesis application,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 168-169, Feb 2000.
[14] Joonsuk Lee; Beomsup Kim, “A low-noise fast-lock phase-locked loop with adaptive bandwidth control,” IEEE J. Solid-State Circuits, vol.35, pp. 1137-1145, Aug. 2000.
[15] Mansuri, M. and Yang, C.-K.K., “A low-power adaptive bandwidth PLL and clock buffer with supply-noise compensation,” IEEE J. Solid-State Circuits, vol. 38, pp. 1804-1812, Nov. 2003.
[16] J. Maneatis, “Low-jitter process independent DLL and PLL based on self-biased techniques,” IEEE J. Solid-State Circuits, vol. 31, pp. 1723-1732, Nov. 1996.
[17] J. M. Ingino, “A 4 GHz 40 dB PSRR PLL for an SOC application,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 392-393, Feb. 2001.
[18] Lin, J., Haroun, B., Foo, T., Jin-Sheng Wang, Helmick, B., Randall, S., Mayhugh, T., Barr, C., and Kirkpatric, J., “A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS process,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 488-541, Feb. 2004.
[19] Maneatis, J.G., Kim, J., McClatchie, I., Maxey, J., and Shankaradas, M., “Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL,” IEEE J. Solid-State Circuits, vol. 38, pp. 1795-1803, Nov. 2003.
[20] Maxim, A., “A 0.16-2.55-GHz CMOS active clock deskewing PLL using analog phase interpolation,” IEEE J. Solid-State Circuits, vol. 40, pp. 110-131, Jan. 2005.
[21] S. Sidiropoulos et al., “Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers,” in IEEE Symp. VLSI Circuits Dig. Tech. Papers, pp. 124-127, June 2000.
[22] “An Analysis and Performance Evaluation of a Passive Filter Design Technique for Charge Pump PLL’s,” National Semiconductor application note, July 2001.
[23] K. Lim, C.-H. Park, D.-S. Kim, and B. Kim, “A low-noise phase-locked loop design by loop bandwidth optimization,” IEEE J. Solid-State Circuits, vol. 35, pp. 807-815, Jun. 2000.
[24] B. Kim, “High speed clock recovery in VLSI using hybrid analog/digital techniques,” Univ. California, Berkeley, UCB/ERL Memo., June 1990.
[25] A. Hajimiri, S. Limotyrakis, and T. H. Lee, “Jitter and phase noise in ring oscillators,” IEEE J. Solid-State Circuits, vol. 34, pp. 790–804, June 1999.
[26] I. Novof et al., “Fully-integrated CMOS phase-locked loop with 15 to 240 MHz locking range and 50 ps jitter,” in ISSCC Dig. Tech. Papers, pp. 112–113, Feb. 1995.
[27] J. G. Maneatis, “Precise delay generation using coupled oscillator,” Ph. D. dissertation, Stanford Univ., June 1994.
[28] K. Minami, M. Fukaishi, M. Mizuno, H. Onishi, K. Noda, K. Imai, T. Horiuchi, H. Yamaguchi, T. Sato, K. Nakamura, M. Yamashina, “A 0.10 μm CMOS, 1.2 V, 2 GHz phase-locked loop with gain compensation VCO,” IEEE Int. Custom Circuits Conf., pp. 213-216, May 2001.
[29] R. Holzer, “A 1 V CMOS PLL designed in high-leakage CMOS process operating at 10-700 MHz,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, vol. 2, pp. 220-482, Feb. 2002.

指導教授

鄭國興(Kuo-Hsing Cheng)

審核日期

2005-7-20

推文