參考文獻 |
余業鑫(2003),以生產力為觀點的半導體晶圓廠產能規劃方法,碩士論文,工業工程與工程管理,新竹。
Aybar, M., Potti, K., & LeBaron, T. (2002). Using simulation to understanding capacity constraints and improve efficiency on process tools. Proceedings of the 2002 Winter Simulation Conference, 1431-1435.
Bard, J. F., Srinivasan, K., & Tirupati, D. (1999). An optimization approach to capacity expansion in semiconductor manufacturing facilities. International Journal of Production Research, 37(15), 3359-3382.
Bermon, S., & Hood, S.J. (1999). Capacity optimization planning system (CAPS). Interfaces, 29(5), 31-51.
Bretthauer, K. M. (1995). Capacity planning in networks of queues with manufacturing application. Mathl. Comput. Modeling, 21(12), 35-46.
Chou, W., & Everton, J. (1996). Capacity planning for development wafer fab expansion. IEEE/Advanced Semiconductor Manufacturing Conference and Workshop, 17-22.
Chou, Y. C., & Hong, L. H. (2000). A methodology for product mix planning in semiconductor foundry manufacturing. IEEE Transactions on Semiconductor Manufacturing, 13(3), 278-285.
Dengiz, B., Bektas T., & Ultanir A. E. (2006). Simulation optimization based DSS application: A diamond tool production line in industry. Simulation Modeling Practice and Theory, 14(3), 296-312.
Iwata, Y., Taji, K., & Tamura, H. (2003). Multi-objective capacity planning for agile semiconductor manufacturing. Production Planning and Control, 14(3), 244-254.
Laure, W. (1999). Cycle time and bottleneck analysis. IEEE/SEMI Advanced Semiconductor Manufacturing Conference, 42-47.
Martin, D. P. (1999a). Capacity and cycle time-throughput understanding system (CAC-TUS): An analysis tool to determine the components of capacity and cycle time in a semiconductor manufacturing line. IEEE/SEMI Advanced Semiconductor Manufacturing Conference, 127-131.
Martin, D. P. (1999b). Total operational efficiency (TOE): The determination of 2 capacity and cycle time components and their relationship to productivity improvements in a semiconductor manufacturing line. IEEE/SEMI Advanced Semiconductor Manufacturing Conference, 37-41.
Martin, D. P. (2000). Maximizing productivity improvements using short cycle time manufacturing (SCM) concepts in a semiconductor manufacturing line. IEEE/SEMI Advanced Semiconductor Manufacturing Conference, 63-67.
Meyersdorf, D., & Yang, T. (1997). Cycle time reduction for semiconductor wafer fabrication facilities. IEEE/SEMI Advanced Semiconductor Manufacturing Conference, 418-423
Montgomery, D. C. (2001). Design and analysis of experiments. New York: Wiley.
Nazzal, D., Mollaghasemi, M., & Anderson, D. (2005). A simulation-based evaluation of the cost of cycle time reduction in Agere Systems wafer fabrication facility-a case study. International Journal of Production Economics, 100(2), 300-313.
Nemoto, K., Akcali, E., & Uzsoy, R. M. (2000). Quantifying the benefits of cycle time reduction in semiconductor wafer fabrication. IEEE Transactions on Electronics Packaging Manufacturing, 23(1), 39-47.
Ozawa, K., Wada, H., & Yamaguchi, T. (1999). Optimum tool planning using the x-factor theory. Proceedings of the 1999 IEEE International Symposium on Semiconductor Manufacturing (ISSM), 49-52.
Pindyck, R. S., & Rubinfeld, D. L. (2001). Microeconomics New Jersey: Pearson Prentice Hall.
Schömig, A. K. (2000). OR probleme in der mikrochipproduktion. Symposium on Operation Research, Dresden.
Stevenson, W. J. (1999). Production/operations management. Boston: Irwin.
Uzsoy, R., Lee, C. Y., & Martin-Vega, L. A. (1992). A review of production planning and scheduling models in the semiconductor industry. Part I: System characteristics, performance evaluation and production planning. IIE Transactions, 24(4), 47-60.
Wu, S. D., Erkoc, M., & Karabuk, S. (2005). Managing capacity in the high-tech industry: A review of literature. The Engineering Economist, 50(2), 125-158. |