||T. Saeki, Y. Nakaoka, M. Fujita, A. Tanaka, K. Nagata, K. Sakakibara, T. Matano, Y. Hoshino, K. Miyano, S. Isa, S. Nakazawa, E. Kakehashi, J. M. Drynan, M. Komuro, T. Fukase, H. Iwasaki, M. Takenaka, J. Sekine, M. Igeta, N. Nakanishi, T. Itani, K. Yoshida, H. Yoshino, S. Hashimoto, T. Yoshii, M. Ichinose, T. Imura, M. Uziie, S. Kikuchi, K. Koyama, Y. Fukuzo, and T. Okuda, “A 2.5-ns clock access, 250MHz, 256Mb SDRAM with synchronous mirror delay,” in ISSCC1996 Dig.Tech. Papers, pp. 374–375, Feb. 1996.|
Guang-Kaai Dehng, June-Ming Hsu, Ching-Yuan Yang and Shen-Iuan Liu, “Clock-deskew buffer using a SAR-controlled delaylocked loop,” IEEE J. Solid-State Circuits, vol. 35, pp. 1128–1136, Aug. 2000.
B. Razavi, ”Design of Analog CMOS Integrated Circuit,” New York: McGraw-Hill, 2001.
Sei Hyung Jang, “A new synchronous mirror delay with an auto-skew-generation circuit,” IEEE ISCAS, Vol. 5, pp. 397-400, May. 2003.
Kihyuk Sung, Byung-Do Yang, and Lee-Sup Kim, “Low power clock generator based on an area-reduced interleaved synchronous mirror delay scheme,” in Proc. IEEE Int. Symp. Circuits and Systems, Vol. 3, pp. 671–674, May. 2002.
T. Seaeki, H. Nakamura, and J. Shimizu, “A 10 ps jitter 2 clock cycle lock time CMOS digital clock generator based on an interleaved synchronous mirror delay scheme,” in Symp. VLSI Circuits Dig. Tech. Papers, pp. 109–110, Jun. 1997.
T. Saeli, K. Minami, H. Yoshida, and H. Suzuki, “A direct-skew-detect synchronous mirror delay for application-specific integrated circuits,”IEEE J. Solid-State Circuits, vol. 34, no 3, pp. 372–379, Mar. 1999.
Yi-Ming Wang, Jinn-Shyan Wang, “A low-power half-delay-line fast skew-compensation circuit,”IEEE J. Solid-State Circuits, vol. 39, pp. 906–918, Jun. 2004.
Kuo-Hsing Cheng, Chen-Lung Wu, Yu-Lung Lo and Chia-Wei Su, “A Phase-Detect Synchronous Mirror Delay for Clock Skew-Compensation Circuits” IEEE ISCAS, Vol. 2, pp. 1070-1073, May. 2005.
Daeyun Shim, Dong-Yun Lee, Sanghun Jung, Chang-Hyun Kim, and Wonchan Kim, “An analog synchronous mirror delay for high-speed DRAM application,” IEEE J. Solid-State Circuits, vol. 34, no 4, pp. 484-493, Apr. 1999.
Daeyun Shim, Yeon-Jae Jung, Seung-Wook Lee, and Wonchan Kim, “Fast locking clock generator using analog synchronous mirror delay technique with feedback control,” Solid-State and Integrated-Circuits Technology, vol. 2, pp. 1125-1127, Oct. 2001.
Seong-Jin Jang, Young-Hyun Jun, Jae-Goo Lee, and Bai-Sun Kon, “ASMD with duty cycle correction scheme for high-speed DRAM,” Electronics Letters, Vol. 37, no.16, pp. 1004-1006, Aug. 2001
Kihyuk Sung and Lee-Sup Kim, “A High-Resolution Synchronous Mirror Delay Using Successive Approximation Register” IEEE J. Solid-State Circuits, vol. 39, no 11, pp. 1997–2004, Nov. 1999.
B. Garlepp et al., “A portable digital DLL for high-speed CMOS interface circuit,” IEEE J. Solid-State Circuits, vol. 34, pp. 632–643, May. 1999.
A. Rossi and G. Fucilli, “Nonredundant successive approximation register for A/D converters,” Electron. Lett., vol. 32, no. 12, p. 1055–1057, June 1996.
K. Minami, M. Fukaishi, M. Mizuno, H. Onishi, K. Noda, K. Imai, T. Horiuchi, H. Yamaguchi, T. Sato, K. Nakamura, M. Yamashina, “A 0.10 μm CMOS, 1.2 V, 2 GHz phase-locked loop with gain compensation VCO,” IEEE Int. Custom Circuits Conf., pp. 213-216, May 2001.
R. Holzer, “A 1 V CMOS PLL designed in high-leakage CMOS process operating at 10-700 MHz,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, vol. 2, pp. 220-482, Feb. 2002.
Tae-Sung Kim, Sung-Ho Wang, and Beomsup Kim, “A low jitter, fast locking delay locked loop using measure and control scheme,” Mixed-Signal Design, SSMSD, Southwest Symposium on, pp. 45-50, Feb. 2001
Jeong-Seok Chae, Daejeong Kim, and Dong Myeong Kim, “Wide range single-way-pumping synchronous mirror delay,” Electronics Letters, Vol. 36, no.11, pp. 939-940, May. 2000
Kuo-Hsing Cheng, Chia-Wei Su, Chen-Lung Wu and Yu-Lung Lo, “A Phase-Locked PulseWidth Control Loop with Programmable Duty Cycle,” IEEE ASIA-PACIFIC Conference on ASIC, pp. 84-87, Aug. 2004.