光學記錄MEPR2通道系統之時序恢復探討與研究

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：11

、訪客IP：35.170.81.33

姓名

王榮宏(Rong-Horng Wang) 查詢紙本館藏

畢業系所

通訊工程學系

論文名稱

光學記錄MEPR2通道系統之時序恢復探討與研究
(The Discussions and Researches of Timing Recovery on MEPR2 Digital Recording Systems)

相關論文

★ 10Gb/s MM XFP光收發模組設計與實現	★ 資訊產品自動化測試之研究
★ 高電流密度鰭式氮化鎵高電子遷移率電晶體研究	★ 電子郵件及壓縮檔案解碼之研究
★ 渦輪碼在光學記錄系統上之應用	★ 離散餘弦轉換硬體架構之研究
★ 動態影像之錯誤隱藏研究	★ 即時性無失真壓縮編碼之研究
★ 類神經網路在手寫數字辨識之研究	★ 事後機率演算法則在資料儲存系統之研究
★ 紅外線傳輸協定及通道之研究	★ 低密度同位元檢查碼在數位資料儲存系統之研究
★ 一種新型的JPEG2000竄改偵測與還原技術	★ 即時性無失真壓縮之研究
★ 混合快速模式決策演算法之研究	★ 零區塊提前偵測在DCT轉換量化及移動搜尋應用探討

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

同步資訊傳輸的最基本部份之一就是時序恢復。本論文致力於時序恢復探討在MEPR2數位記錄系統中。我們利用數位插值時序恢復的架構來調整時序，並且分析各種不同的插値器的效能。在複雜度與位元錯誤率之下做折衷，我們使用截取長度為34Taps的升餘弦函數，做為時序恢復架構中的插値器。

摘要(英)

One of the most essential parts of synchronous data transmission is timing recovery. This thesis is devoted to the timing recovery discussion on MEPR2 digital recording systems. We make use of Digital Interpolator Timing Recovery structure for timing adjustment, and analyze the performance utilizing different kinds of interpolators. Considered a fundamental trade-off between complexity and bit error rate (BER), we utilize a truncated length Raised Cosine Function (34Taps) as interpolator in timing recovery structure.

關鍵字(中)

★ 位元錯誤率
★ 複雜度
★ 數位插值時序恢復
★ 插値器
★ 時序恢復

關鍵字(英)

★ timing recovery
★ Digital Interpolator Timing Recovery
★ interpolator
★ complexity
★ bit error rate (BER)

論文目次

第一章緒論.............................................................1
1.1 研究動機.........................................................1
1.2 光學記錄系統.....................................................2
1.3 光學通道模型.....................................................4
1.4 目的等化器.......................................................7
1.5 時序恢復簡介.....................................................8
第二章插值器之類型與探討..............................................10
2.1 線性插值器......................................................10
2.2 Cubic插值器.....................................................11
2.3 Sinc 插值器.....................................................12
2.4 Raised Cosine 插值器............................................16
2.5 MMSE 插值器.....................................................19
第三章時序函數的尋找..................................................23
3.1 時序恢復機制....................................................23
3.2 時序函數........................................................24
3.3 時序函數參數....................................................25
3.4 模擬退火法......................................................32
3.5 模擬結果........................................................36
第四章數位插值器時序恢復架構..........................................42
4.1 系統架構........................................................42
4.2 插值器操作原理..................................................48
4.3 內插值之計算方式................................................51
4.3.1儲存插值函數離散值的方式............................................51
4.3.2 即時計算方式.......................................................53
4.4 時序相位獲得模式( Acquisition Mode ) ...........................54
4.4.1前置序列( Preamble )之選取..........................................54
4.4.2時序相位獲得模式下之位準重建
( Digital Signal Reconstruction in Acquisition Mode )...............56
4.4.3 時序相位獲得模式下之時序誤差變異數…..57
4.5 時序相位循跡模式( Tracking Mode ) ..............................58
4.5.1時序相位循跡模式下之訊號重建........................................58
4.5.2時序相位循跡模式下之時序誤差變異數
( Digital Signal Reconstruction in Tracking Mode )..................59
4.6 維特比偵測器....................................................61
4.7 系統模擬........................................................64
4.7.1時序相位調整收斂情形................................................64
4.7.2數位插值器模擬所需時間比較..........................................66
4.7.3位元錯誤率..........................................................68
第五章結論............................................................72
中英對照表...............................................................73
參考文獻.................................................................76

參考文獻

【1】Kees A. Schouhamer Immink, “EFMPlus : The Coding Format of The Multimedia Compact Disc,” IEEE Trans. on Consumer Electronics , Vol. 41 No. 3, August 1995.
【2】Pi-Hai Liu, Yinyi Lin, “ A New Rate 8/9 T-MTR code with ，， ,” Nation Central Unversity, Chung-Li,Taiwan 30254, ROC.
【3】C.H. Lee and Y. S. Cho, “A PRML DETECTOR FOR A DVDR SYSTEM,”IEEE Trans. Cons. Elcctron., Vol. 45, no. 2,pp.278-284,May 1999.
【4】Bruce E. Moision and Paul H. Siegel, “ Distance-Enhancing Codes for Digital Recording,” IEEE Trans. on Magnetics, Vol 34, No. 4, January 1998.
【5】Christopher L. Painter, “ A Maximum Likelihood Sequence Detector for DVD, ” Cirnis Logic, Inc. 305 Interlocken Parkway Broomfield, CO 80021 USA .
【6】F. M. Gardner, “Interpolation in Digital Modems-Part I: Fundamentals,” IEEE Trans. On Communications, Vol. 41, pp.501-507,May 1993.
【7】J. Armstrong and D. Strickland, “Symbol Synchronization Using Signal Samples and Interpolation,” IEEE Trans. Commun., Vol.41, pp.318-321, Feb. 1993.
【8】Daeyoung Kim, Madihally J. Narasimha, and Donald C. Cox, “Design of Optimal Interpolation Filter for Symbol Timing Recovery,” IEEE Trans. On Communications, Vol.45, No.7, pp.877-884, July 1997.
【9】Hui-Feng Tsai and Zang-Hao Jiang, and Yin-Yi Lin, “Interpolated Timing Recovery Using Raised Cosine Pulse,” International Journal of Electrical Engineering, Vol.12, NO.4 pp.391-398, 2005.
【10】Kurt H. Mueller and Markus Müller, “Timing Recovery in Digital Synchronous Data Receivers,” IEEE Trans. on Communication, Vol.COM 24, No.5, pp.516-531, May 1976.
【11】江章皓, “資料儲存PRML通道系統之全數位插值時序恢復研究及設計,”碩士論文,中央大學, 2001.
【12】S. Kirkpatrick ,C. D. Gelatt,and M. P. Vecchi, “Optimization by Simulated Annealing”,Sci. Vol. 220, pp.671-680, May 1983.
【13】Pervez M. Aziz, Srinivasan Surendran, “Symbol Rate Timing Recovery for Higher Order Partial Response Channels,” IEEE Journal on Selected in Communication, Vol.19, No.4, pp.635-648, Apr 2001.
【14】F. M. Gardner, “Interpolation in Digital Modems – Part II: Implementation and Performance,” IEEE Trans. on Commun., Vol. COM-41, pp.998-1008, June 1993.
【15】Yin-Yi Lin and Jean-Ling YEH,” Optimization of the PR_IV Equalizer for Digital Recording Channel by Simulated Annealing,” Proc. Natl. Sci. Counc. ROA(A). Vol. 19,No. 6,1995. pp. 519-528.

指導教授

林銀議(Yin-Yi Lin)

審核日期

2006-7-11

推文