設計具誤差消除機制之串疊式三角積分調變器

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：26

、訪客IP：18.188.252.23

姓名

林嘉文(Chia-wen Lin) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

設計具誤差消除機制之串疊式三角積分調變器
(The Design of Cascaded Sigma-Delta Modulator with DAC Error Cancellation Scheme)

相關論文

★ 用於類比/混和訊號積體電路可靠度增強的加壓測試	★ 應用於電容陣列區塊之維持比值良率的通道繞線法
★ 高速無進位除法器設計	★ 以正交分頻多工系統之同步的高效能內插法技術
★ 增強CMOS鎖相迴路可靠度	★ 適用於地面式數位電視廣播系統之平行架構記憶體式快速傅立葉轉換處理器設計
★ 對於長解碼長度可降低其記憶體使用的低密度同位檢查碼解碼器設計	★ 單級降壓式功因修正轉換器之探索
★ 交換電容式類比電路良率提升之設計方法	★ 使用分級時序記憶實作視角無關手勢辨識問題
★ 部分平行低密度同為元檢查碼解碼器設計	★ 應用於無線通訊系統之同質性可組態記憶體式快速傅立葉處理器
★ 低記憶體需求及效能改善的低密度同位元檢查碼解碼器架構	★ 混合式加法器設計
★ 非線性鋰電池之充放電模型	★ 降壓型轉換器之控制在市電併聯型光伏系統

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

三角積分調變器已廣泛的應用在類比和數位介面間的資料轉換，如語音和通訊系統上的應用。相較於其他架構類比數會轉換器，三角積分調變器能達到較高的解析度同時對所組成電路的要求也較低，而且電路複雜度也較為簡單了。
對於高階多位元三角積分調變器架構來說，回授路徑上的數類比轉換器由於元件間不匹配造成的線性度問題，往往會決定了整體電路系統性能的好壞。因而發展出許多的額外的電路機制，來降低此數位類比換器產生的雜訊，有效的改善高階多位元三角積分調變器架構的效能。本論文提出一個有效消除回授路徑上數類比轉換器產生的誤差，大為降低此誤差對電路系統的影響。該電路以全差動交換式電容電路架構設計，透過TSMC 0.18μm製程，GSM通訊系統的規格來實現、驗證所提出的電路架構。

摘要(英)

Sigma-delta modulators are widely used to implement the interface between analog and digital signal in data converters, such as audio and communication systems. The delta-sigma modulator is relatively insensitive to imperfections in circuit components and offers many advantages for realization of high-resolution analog to digital converters, and complexity of the analog circuits is much simple in comparison with Nyquist-rate converters.
For the high-order cascade multibit sigma-delta modulator, the linearity of the internal DAC in the feedback path will determine the performance of overall system. Various additional circuits have been proposed to improve the performance by suppressing the noise. In this thesis, we propose an improvement to suppress the performance degradation caused by nonlinearity of DAC. The circuit is implemented with fully differential switch-capacitor circuitry and simulated by the TSMC 0.18μm process. The experimental modulator is implemented over 200kHz bandwidth in GSM system specification to verify the proposed architecture.

關鍵字(中)

★ 三角積分
★ 調變器
★ 類比轉換器
★ 多位元

關鍵字(英)

★ ADC
★ modulator
★ multibit
★ sigma-delta

論文目次

摘要 .............................................................................................Ⅰ
英文摘要 ...................................................................................... Ⅱ
致謝 ............................................................................................ Ⅲ
目錄 ............................................................................................ Ⅳ
圖目錄.......................................... .................................................Ⅵ
表目錄................................................. ..........................................Ⅷ
第一章介紹..................................................................................... 1
1-1 動機....................................................................................1
1-2 論文組織..............................................................................3
第二章類比數位轉換器...................................................................... 4
2-1 尼奎斯特類比數位轉換器.........................................................4
2-2 超取樣類比數位轉換器............................................................6
2-2-1 量化誤差.....................................................................6
2-2-2 超取樣技術..................................................................9
2-3 三角積分調變器................................................................... 11
2-3-1 雜訊移頻................................................................... 11
2-3-2 三角積分調變原理....................................................... 12
2-4低階三角積分調變器.............................................................. 13
2-4-1 一階三角積分調變器.................................................... 13
2-4-2 二階三角積分調變器.................................................... 15
2-4-3 高階三角積分調變器.................................................... 17
2-5高階三角積分調變器架構........................................................ 18
2-5-1 單迴路架構................................................................ 18
2-5-2 串疊式架構................................................................ 20
第三章多位元三角積分調變器............................... ............................ 22
3-1 多位元量化器架構................................................................ 22
3-2 實現的架構......................................................................... 25
3-2-1 介紹......................................................................... 25
3-2-2 架構......................................................................... 25
第四章電路設計與模擬................................ .................................... 29
4-1 交換電容積分器................................................................... 29
4-2 電路規格評估...................................................................... 31
4-2-1 取樣電容................................................................... 31
4-2-2 開關電路................................................................... 33
4-2-3 放大器電路................................................................ 37
4-3 電路方塊設計...................................................................... 42
4-3-1 運算放大器................................................................ 42
4-3-2 時脈訊號產生電路....................................................... 46
4-3-3 比較器電路................................................................ 47
4-3-4 量化器電路................................................................ 50
4-3-5 開關電容加法電路....................................................... 52
4-4 模擬結果............................................................................ 53
第五章結論................................................................................... 55
參考文獻.................................................................................. 57

參考文獻

[1] L. Yao, M. S. Steyaert, W. Sansen, “A 1-V 140-μW 88-dB audio sigma-delta modulator in 90-nm CMOS ” IEEE Journal of Solid-State Circuits, vol. 39, pp. 1809-1818, Nov. 2004.
[2] S. R. Norsworthy, R. Schreier, G. C. Temes, “Delta-Sigma Data Converters: Theory, Design, and Simulation” IEEE Press, New York, 1992.
[3] M. R. Miller, C. S. Petrie, “A multibit sigma-delta ADC for multimode receivers ” IEEE Journal of Solid-State Circuits, Vol. 38, pp. 475-482, Mar. 2003.
[4] K. Vleugels, S. Rabii, B. A. Wooley “A 2.5-V sigma-delta modulator for broadband communication applications ” IEEE Journal of Solid-State Circuits, vol. 36, no. 12, pp. 1887-1889, Dec. 2001.
[5] M. Sarhang, G. C. Temes, “A high-resolution multibit Delta Sigma ADC with digital correction and relaxed amplifier requirements ” IEEE Journal of Solid-State Circuits, Vol. 8, pp. 648-660, Jun. 1993.
[6] O. Nys, R. K. Hendersin, “A 19-bit low-power multi-bit sigma-delta ADC based on data weighted averaging ” IEEE Journal of Solid-State Circuits, vol. 32, no. 7, pp. 933-942, July. 1997.
[7] D. A. Johns and K. Martin, “Analog Integrated Circuit Design”, John Wiley & Sons, New York, 1997
[8] S. Haykin,” Communication System”, 3rd ed. John Wiley & Sons , New York, 1994
[9] R. Schreier, and G. C. Temes, “Understanding Delta-Sigma Data Converters”, IEEE Press, John Wiley & Sons, Inc., 2005
[10] S. H. Ardalan, J. J. Paulos, “An analysis of nonlinear behavior in Delta-Sigma Modulators” IEEE Transactions on Circuits and Systems, Vol. CAS-34, no. 6, pp. 783-796, Jun. 1987.
[11] R. Schreier, “An Empirical study of high-order single-bit delta-sigma modulators” IEEE Transactions on Circuits and Syst.Ⅱ Analog and Digital Signal Processing, Vol.40, no. 8, Aug. 1993.
[12] M. Rebeschini, N. V. Bavel, P. Rakers, R. Green, J. Caldwell, J. Hang “A 16-b 160-kHz CMOS A/D converter using sigma-delta modulation” IEEE Journal of Solid-State Circuits, vol. 25, no. 2, pp. 431-440, Apr. 1990.
[13] L. Risbo “Stability prediction for high-order delta-sigma modulators based on quasilinear modeling” IEEE Proc. ISCAS’94, pp. 361-364, May 1994.
[14] Y. Fujimoto, P. L. Re′, M. Miyamoto “A Delta-Sigma modulator for a 1-bit digital switching amplifier” IEEE Journal of Solid-State Circuits, vol. 40, no. 9, pp. 1865-1871, Sept. 2005.
[15] J. Grilo, I. Galton, K. Wang, R. G. Montemayor “A 12-mV ADC Delta-Sigma modulator with 80dB of dynamic range integrated in a single-chip bluetooth transceiver ” IEEE Journal of Solid-State Circuits, vol. 37, no. 3, pp. 271-278, Mar. 2002.
[16] A. Marques, V. Peluso, M. Steyaert, W. Sansen “Optimal parameters for delta-sigma nodulator topologies” IEEE Trans. Circuits and Syst.Ⅱ, Vol. 45, pp. 1232-1241, Sept. 1998.
[17] M. Sarhang, G. C. Temes, “A high-resolution multibit Delta Sigma ADC with digital correction and relaxed amplifier requirements” IEEE Journal of Solid-State Circuits, Vol. 8, pp. 648-660, Jun. 1993.
[18] B. H. Leung, S. Sutarja, “Multibit Delta Sigma A/D converter incorparating a novel class of dynamic element matching techniques ” IEEE Trans. Circuits and Syst.Ⅱ： Analog and Digital Signal Processing, Vol. 39, pp. 35-51, Jan. 1992.
[19] L. R. Carley, “A noise-shaping coder topology for 15+ bit converters ” IEEE Journal of Solid-State Circuits, Vol. 24, pp. 267-273, Apr. 1989.
[20] R. T. Baird, T. S. Fiez, “Linearity enhancement of multibit Delta Sigma A/D and D/A converters using data weighted averaging ” IEEE Trans. Circuits and Syst.Ⅱ： Analog and Digital Signal Processing, Vol. 42, pp. 753-762, Dec. 1995.
[21] Y. Geerts, A. M. Marques, M. S. J. Steyaert, W. Sansen, “A 3.3-V, 15-bit, Delta-Sigma ADC with a Signal Bandwidth of 1.1 MHz for ADSL Application” IEEE Journal Solid-State Circuits, vol. 34, no. 7, pp. 927-936, July. 1999.
[22] Scanlan, Anthony, “Fast Settling Boosted Folded Cascode Amplifiers” ISSC 2006, Dublin Institute of Technology, Jun. 28-30.
[23] G. C. Teams, , “Finite amplifier gain and bandwidth effects in switch-capacitor filters” IEEE Journal Solid-State Circuits, vol. SC-15, pp. 358-361, June. 1980.
[24] K. Bult, G. Geelen, “A fast-settling CMOS op amp for SC circuits with 90-dB DC gain ” IEEE Journal Solid-State Circuits, vol. 25, no. 6 pp. 1379-1384, Dec. 1990.
[25] G. M. Yin, F. O. Eynde, W. Sansen “A high-speed CMOS comparator with 8-bit resolution ” IEEE Journal Solid-State Circuits, vol. 27, no. 2 pp. 208-211, Feb. 1992.

指導教授

魏慶隆(Chin-long Wey)

審核日期

2008-7-22

推文