參考文獻 |
[1]R. G. Gallager, “Low-density parity-check codes,” IRE Trans. on Information Theory, vol. IT-8, pp. 21-28, Jan. 1962.
[2]R. G. Gallager, Low-Density Parity-Check Codes, Cambridge, MA:MIT press, 1963.
[3]D. J. C. Mackay and R .M. Neal, “Near Shannon limit performance of low-density parity-check codes” Electronics. Letters., vol. 32, pp. 1645-1646, Aug. 1996.
[4]C. Berrou, A. Glavieux and P. Thitimajshima, “Near Shannon limit error-correcting codes and decoding,” Proc. International Conference on Communication, pp. 1064-1070, May 1993.
[5]J. L. Fan, Constrained Coding and Soft Iterative Decoding, Netherlands: Kluwer Academic, 2001.
[6]G. D. Forney, “Codes on graphs: Normal realizations,” IEEE Trans. on Information Theory, vol. 47, no. 2, pp. 520-548, Feb. 2001
[7]F. R. Kschischang, B. J. Frey and H. A. Loeliger, “Factor graphs and the sum-product algorithm,” IEEE Trans. on Information Theory, vol. 47, no.2, pp. 498-519, Feb.2001.
[8]A. Anastasopoulos, “A comparison between the sum-product and min-sum iterative detection algorithms based on density evolution,” Proc. IEEE GLOBECOM’01, vol. 2, pp. 1021-1025, May 1993.
[9]X. Y. Hu, E. Eleftheriou, D. M. Arnold and A. Dholakia, “Efficient implementation of the sum-product algorithm for decoding LDPC codes,” Proc. IEEE GLOBECOM’01, vol. 2, pp.25-29, Nov. 2001.
[10]J. Chen and M. P. C. Fossorier, “Near optimum universal belief propagation based decoding of low-density parity check codes,” IEEE. Trans. on Communication, vol. 50, pp. 406-414, Mar. 2002.
[11]J. Heo and K. M. Chugg, “Optimization of scaling soft information in iterative decoding via density evolution methods,” IEEE. Trans. on Communication, vol. 6, pp. 957-961, Jun. 2005.
[12]Z. Wang, Y. Chen and K.K Parhi, ”Area efficient decoding of quasi-cyclic low density parity check codes,” Proc. IEEE International Conference on Acoustics, Speech, and Signal Processing, Volume 5, pp: 49-52, May 2004.
[13]Y. Zhang, Z. Wang and K. K. Parhi, ”Efficient high-speed quasicyclic LDPC decoder architecture,” Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, Volume 1, pp: 540 – 544. Nov., 2004.
[14]Z Wang and O. W. Jia, ”Low complexity, high speed decoder architecture for quasi-cyclic LDPC codes,” Proc. IEEE International Symposium on Circuits and Systems, pp:5786 – 5789, May 2005
[15]A. J. Blanksby and C. J. Howland,”A 690-mW 1-Gbs 1024-b rate12 low-density parity-check code decoder,” IEEE Journal of Solid-State Circuits, Volume 37, Issue 3, pp:404 – 412, March 2002.
[16]K. K. Gunnam, G. S. Choi and M. B. Yeary, ”A Parallel VLSI Architecture for Layered Decoding for Array LDPC Codes,” Proc. 20th International Conference on VLSI Design, 2007. Held jointly with 6th International Conference on Embedded Systems, pp:738 – 743, Jan. 2007.
[17]E. Yeo, P. Pakzad, B. Nikolic and V. Anantharam, “VLSI architectures for iterative decoders in magnetic recording channels,” IEEE Trans. on Magnetics, vol. 37, pp. 748-755, Mar. 2001.
[18]Y. Chen and D. Hocevar, ”A FPGA and ASIC implementation of rate 1/2, 8088-b irregular low density parity check decoder” IEEE GLOBECOM '03. Volume 1,1-5 pp:113 – 117, Dec. 2003.
[19]Y. Pei, L. Yin and J. Lu, ”Design of irregular LDPC codec on a single chip FPGA,” Proc. IEEE 6th Circuits and Systems Symposium on Emerging Technologies: Frontiers of Mobile and Wireless Communication, Volume 1, pp:221 – 224, 2004.
[20]Z. Cui and Z. Wang, ”A 170 Mbps (8176, 7156) quasi-cyclic LDPC decoder implementation with FPGA,” Proc. IEEE International Symposium on Circuits and Systems, pp:21-24, May 2006.
[21]Z. Wang and Z. Cui, ”Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC Codes,” IEEE Trans. on Very Large Scale Integration (VLSI) Systems, Volume 15, Issue 1, pp:104 – 114, ,Jan. 2007.
[22]J. Sha, M. Gao, Z. Zhang, L. li and Z. Wang, ”Efficient Decoder Implementation for QC-LDPC Codes,” Proc. International Conference on Communications, Circuits and Systems Proceedings, Volume 4, pp:2498 – 2502, June 2006.
[23]T. Ishikawa, K. Shimizu, T. Ikenaga and S. Goto, ”High-Throughput LDPC Decoder for Long Code-Length,” Proc. International Symposium on VLSI Design, Automation and Test, pp:1 – 4, April 2006.
[24]M. Karkooti and J. R. Cavallaro, ”Semi-Parallel Reconfigurable Architectures for Real-Time LDPC Decoding,” Proc. ational Conference on nformation Technology: Coding and Computing, Volume 1, pp:579 - 585 Vol.1, 2004.
[25]T Zhang and K.K. Parhi., ”A 54 Mbps (3,6)-regular FPGA LDPC decoder” Proc. IEEE Workshop on Processing Systems, pp:127 – 132, Oct. 2002
[26]P. Bhagawat, M. Uppal and G. Choi, “FPGA Based Implementation of Decoder for Array Low-Density Parity-Check Codes,” Proc. IEEE International Conference on Acoustics, Speech, and Signal Processing, Volume 5, pp: 29 - 32 Vol. 5, March 2005.
[27]K. Shimizu, T. Ishikawa, N. Togawa, T. Ikenaga and S. Goto, ”Partially-parallel LDPC decoder based on high-efficiency message-passing algorithm,” Proc. IEEE International Conference Computer Design: VLSI in Computers and Processors, pp: 503 – 510, Oct. 2005.
[28]I. C. Park and S. H. Kang, ”Scheduling algorithm for partially parallel architecture of LDPC decoder by matrix permutation,” Proc. IEEE International Symposium Circuits and Systems, pp:5778 - 5781 Vol. 6, May 2005.
[29]S. H. Kang and I. C. Park, ”Loosely coupled memory-based decoding architecture for low density parity check codes,” IEEE Trans on Crcuits and Systems I: Fundamental Theory and Applications, Volume 53, Issue 5, pp:1045 – 1056, May 2006.
[30]G. Masera, F. Quaglio and F. Vacca, ”Implementation of a Flexible LDPC Decoder,” IEEE Trans. on Circuits and Systems II: Express Briefs : Accepted for publication Volume PP, Issue 99, pp:1 – 1, 2007.
[31]L. Yang, M. Shen, H. Liu and C.J.R Shi, “An FPGA implementation of low-density parity-check code decoder with multi-rate capability,” Proc. Asia and South Pacific Design Automation Conference, Volume 2, pp:760 - 763 Vol. 2, Jan. 2005.
[32]M. Karkooti, P. Radosavljevic and J. R. Cavallaro, “Configurable, High Throughput, Irregular LDPC Decoder Architecture: Tradeoff Analysis and Implementation,” Proc. International Conference Application-specific Systems, Architectures and Processors, pp: 360 – 367, Sept. 2006.
[33]M. Mansour and N. Shanbhag, “A 640-Mb/s 2048-bit programmable LDPC decoder chip,” IEEE Journal of Solid- State Circuits, vol. 41, no.3, pp. 684- 698, March 2006.
[34]T. Zhang and K.K. Parhi, ”Joint (3,k)-regular LDPC code and decoder/encoder design,” IEEE Trans. on Signal Processing, [see also IEEE Trans. on Acoustics, Speech, and Signal Processing,] Volume 52, Issue 4, pp:1065 – 1079, April 2004.
[35] A. Roumy, S. Guemghar, G. Caire and S. Verdu, ”Design methods for irregular repeat-accumulate codes,” IEEE Trans. on Information Theory, Volume 50, Issue 8, pp:1711 – 1727, Aug. 2004.
[36]Digital Video Broadcasting (DVB) second generation system for Broadcasting, Interactive Services, News Gathering and Other Broadband satellite applications, ETSI Std. En 302 307,2005.
[37]F. Kienle, T. Brack, and N. Wehn, “A synthesizable IP core for DVB-S2 LDPC code decoding,” Proc. Design, Automation and Test in Europe, pp: 100 – 105, 2005.
[38]P. Urard, E. Yeo, L. Paumier,P. Georgelin, T. Michel, V. Lebars, E. Lantreibecq and B. Gupta ” A 135Mb/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes,” Digest of Technical Papers, IEEE International Solid-State Circuits Conference, pp: 446 – 609, Feb. 2005. |