|| E. Bidet, D. Castelain, C. Joanblanq, and P. Senn, ”A fast single-chip implementation of 8192 complex point FFT”, IEEE Journal of Solid-State Circuits, pp. 300-305, March 1995.|
 M. Hasan, T. Arslan, and J.S. Thompson, ”A novel coefficient ordering based low power pipelined radix-4 FFT processor for wireless LAN applications”, IEEE Tran. on Consumer Electronics, pp.128-134, Feb. 2003.
 C.-C. Wang, J.-M. Huang, and H.-C. Cheng, ”A 2K/8K mode small-area FFT processor for OFDM demodulation of DVB-T receivers”, IEEE Trans. on Consumer Electronics, vol. 51, no. 1, pp.28-32, Feb. 2005.
 L. Yang, K. Zhang, H. Liu, J. Huang, and S. Huang, ”An efficient locally pipelined FFT processor”, IEEE Tran. on Circuits and Systems II: Express Briefs, vol. 53, no. 7, pp.585 – 589, July 2006.
 S.-K. Lu, J.-C. Wang, and C.-W. Wu, ”C-testable design techniques for iterative logic arrays”, IEEE Tran. on Very Large Scale Integration (VLSI) Systems ,vol. 3, no. 1, pp.146 – 152, March 1995.
 J.-F. Li and C.-W. Wu, ”Testable and fault tolerant design for FFT networks”, in Proc. Int. Symposium on Defect and Fault Tolerance in VLSI Systems, Nov. 1999, pp.201 – 209.
 J.-F. Li, S.-K. Lu, S.-A. Hwang, and C.-W. Wu, ”Easily testable and fault-tolerant FFT butterfly networks”, IEEE Tran. on Circuits and Systems II: Analog and Digital Signal Processing, vol. 47, no. 9, pp.919-929, Sept. 2000.
 J.-F. Li and C.-W. Wu, ”Efficient FFT network testing and diagnosis schemes”, IEEE Tran. on Very Large Scale Integration (VLSI) Systems, Vol. 10, no. 3, pp.267 – 278, June 2002.
 C.-H. Chang, C.-L. Wang, and Y.-T. Chang, “A novel memory-based FFT processor for DMT/OFDM applications”, in Proc. IEEE Int. Conf. on Acoustics, Speech, Signal Processing, March 1999, pp. 3206-3216.
 C.-L. Wang and C.-H. Chang, “A new memory-based FFT processor for VDSL transceivers”, in Proc. IEEE International Symposium on Circuits and Systems, May 2001, pp. 670-673.
 C.-K. Chang, C.-P. Hung, and S.-G. Chen, “An efficient memory-based FFT architecture”, in Proc. Int. Symposium on Circuit and Systems (ISCAS), May 2003, pp. II-129 - II-132.
 S.-C. Moon and I.-C. Park, ”Area-efficient memory-based architecture for FFT processing”, in Proc. Int. Symposium on Circuit and Systems (ISCAS), May 2003, pp. V101 - V104.
 L. Jia, Y. Gao, and H. Tenhunen, ”Efficient VLSI implementation of radix-8 FFT algorithm”, in Proc. IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, Aug. 1999, pp.468 – 471.
 S.-Y. Lee, C.-C. Chen, C.-C Lee, and C.-J. Cheng,” A low-power VLSI architecture for a shared-memory FFT processor with a mixed-radix algorithm and a simple memory control scheme”, in Proc. IEEE Int. Symposium on Circuits and Systems (ISCAS), May 2006, pp.157 – 160.
 Y. Zhao, A.T. Erdogan, and T. Arslan, ”A novel low-power reconfigurable FFT processor”, in Proc. IEEE Int. Symposium on Circuits and Systems (ISCAS), May 2005, pp.41 – 44.
 H. Jiang, H. Luo, J. Tian, and W. Song, ”Design of an efficient FFT Processor for OFDM systems”, IEEE Tran. on Consumer Electronics, vol. 51, no. 4, pp.1099 – 1103, Nov. 2005.
 B. G. Jo and M. H. Sunwoo, ”New continuous-flow mixed-radix (CFMR) FFT processor using novel in-place strategy”, IEEE Tran. on Circuits and Systems I: Regular Papers, vol. 52, no. 5, pp.911 – 919, May 2005.
 S.-K. Lu, C.-H. Yeh, and H.-W. Lin, “Efficient built-in self-test techniques for memory-based FFT processors”, in Proc. IEEE Pacific Rim International Symposium on Dependable Computing, March 2004, pp.321 – 326.
 Y. Zhao, A.T. Erdogan, and T. Arslan, ”A low-power and domain-specific reconfigurable FFT fabric for system-on-chip applications”, in Proc. 19th IEEE Int. Parallel and Distributed Processing Symposium, April 2005, pp.4.
 C.-H. Chang, C.-L. Wang, and Y.-T. Chang, “Efficient VLSI architectures for fast computation of the discrete Fourier transform and its inverse”, IEEE Tran. on Acoustics, Speech, and Signal Processing, vol.48, Issue 11, pp.3206-3216, Nov. 2000.
 C.-W. Wang, K.-L. Cheng, C-T. Huang, and C.-W. Wu, “Test and diagnosis of word-oriented multiport memories”, in Proc. IEEE VLSI Test Symposium (VTS), April-May 2003, pp.248 – 253.
 J. Zhao, S. Irrinki, M. Puri, and F. Lombardi, ”Detection of inter-port faults in multi-port static RAMs”, in Proc. IEEE VLSI Test Symposium, May 2005, pp.297-302.
 C.-F. Wu, C.-T. Huang, and C.-W. Wu, ”RAMSES: a fast memory fault simulator,” in Proc. IEEE Int’s Symp. On Defect and Fault Tolerance in VLSI Systems (DFT), Albuquerque, Nov. 1999, pp. 165-173.
 J. W. Cooley and J. W. Tukey, “An algorithm for machine computation of complex Fourier series”, in Proc. Math. Computation, vol.19, April 1965, pp. 297–301.
 G.-D. Wu and Y. Lei, “Low power pipelined radix-2 FFT processor for speech recognition”, IEEE/SMC Int.Conf. on System of Systems Engineering, April 2006. pp. 299–303.
 Y.-H. Lee, T.-H. Yu, K.-K. Huang, and A.-Y. Wu, “Rapid IP design of variable-length cached-FFT processor for OFDM-based communication systems”, in Proc. IEEE Workshop on Signal Processing Systems Design and Implementation, Oct 2006, pp. 62 – 65.
 A. V. Oppenheim, R. W. Schafer, and J. R. Buck, “Discrete-Time Signal Processing (2nd Edition)”, Feb 1999.
 H.-F. Lo, M.-D. Shieh, and C.-M. Wu, “Design of an efficient FFT processor for DAB system”, in Proc. IEEE International Symposium on Circuits and Systems (ISCAS), vol.4, May 2001, pp.654 – 657.
 P.-Y. Tsai, T.-H. Lee, and T.-D. Chiueh, “Power-Efficient Continuous-Flow Memory-Based FFT Processor for WiMax OFDM Mode”, in Proc. Int. Symposium on Intelligent Signal Processing and Communications (ISPACS), Dec. 2006, pp.622-625.
 C.-L. Wey, W.-C. Tang, and S.-Y. Lin, “Efficient VLSI Implementation of Memory-Based FFT Processors for DVB-T Applications”, in Proc. IEEE Computer Society Annual Symposium on VLSI, March 2007 pp.98-106.
 C.-L. Wey, W.-C. Tang, and S.-Y. Lin, “Efficient Memory-Based FFT Architectures for Digital Video Broadcasting (DVB-T/H)”, in Proc. Int. Symposium on VLSI Design, Automation and Test, April 2007, pp.1-4.
 S. Lee, H. Kim, and S.-C. Park, “Design of Power-efficient Memory-based FFT Processor with New Memory Addressing Scheme”, in Proc. Asia-Pacific Conference on Communications, Aug. 2006, pp.1-5.
 A. Delaruelle, J. Huisken, J. van Loon, F. Welten, “A channel demodulator IC for digital audio broadcasting”, in Proc. IEEE Custom Integrated Circuits Conference, May 1994, pp.47-50.